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ABSTRACT
Phase-locked loop (PLLs) has been widely used in analog or mixed-signal integrated
circuits. Since there is an increasing market for low noise and high speed devices, PLLs are being
employed in communications. In this dissertation, we investigated phase noise, tuning range, jitter,
and power performances in different architectures of PLL designs. More energy efficient devices
such as memristor, graphene, transition metal di-chalcogenide (TMDC) materials and their
respective transistors are introduced in the design phase-locked loop.
Subsequently, we modeled phase noise of a CMOS phase-locked loop from the
superposition of noises from its building blocks which comprises of a voltage-controlled oscillator,
loop filter, frequency divider, phase-frequency detector, and the auxiliary input reference clock.
Similarly, a linear time-invariant model that has additive noise sources in frequency domain is
used to analyze the phase noise. The modeled phase noise results are further compared with the
corresponding phase-locked loop designs in different n-well CMOS processes.
With the scaling of CMOS technology and the increase of the electrical field, the problem
of short channel effects (SCE) has become dominant, which causes decay in subthreshold slope
(SS) and positive and negative shifts in the threshold voltages of nMOS and pMOS transistors,
respectively. Various devices are proposed to continue extending Moore's law and the roadmap in
semiconductor industry. We employed

tunnel field effect transistor owing to its better

performance in terms of SS, leakage current, power consumption etc. Applying an appropriate bias
voltage to the gate-source region of TFET causes the valence band to align with the conduction
band and injecting the charge carriers. Similarly, under reverse bias, the two bands are misaligned
and there is no injection of carriers. We implemented graphene TFET and MoS2 in PLL design
and the results show improvements in phase noise, jitter, tuning range, and frequency of operation.

xi

In addition, the power consumption is greatly reduced due to the low supply voltage of tunnel field
effect transistor.
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CHAPTER 1
INTRODUCTION
1.1

Background
Phase-locked loops (PLL) is a widely used circuit technique in modern electronic systems

and data communication systems. This technique was introduced in 1930 purposely to implement
zero intermediate frequency synchronous receiver. In essence, phase-locked loops are employed
to lock the phase of a local oscillator to the phase of an external signal, called the reference input.
PLL has various applications in data and clock recovery, clock distribution, timing control,
frequency synthesizer, etc. It consists of various building blocks such as phase frequency detector,
charge pump, loop filter, and frequency divider circuit. With recent developments in RF
applications, there is a need for designing PLL with wide tuning range, reduced settling time, low
phase noise and power consumption. Over the years, the phase-locked loop has been implemented
in various technologies like GaAs pHEMT [1], bipolar junction transistor, and BiCMOS [2], but
a fully complementary metal oxide semiconductor (CMOS) PLL design is preferred. This is
because of scalability of MOS transistors, easy fabrication, high packing density, low power, and
good compatibility with other nanodevices such as memristor. In addition, studies have shown that
the combination of memristor and CMOS device reduces power consumption by 20 % and offers
2-3 times area improvement [3, 4]. The aggressive scaling in CMOS technology has aggravated
the problem of short channel effects (SCE). This leads to high leakage current and power. In this
____________________________________
Section 1.2 of this chapter was previously published as N. O. Adesina, M. A. U. Khan and J. Xu, “Design and
Performance Comparisons of Tri-State Buffer Driver in Graphene, TMDC, and CNT-Based Transistor Technologies,”
Proc. 7th IEEE International Symposium on Smart Electronic Systems (iSES), Jaipur, India, pp. 289-293, Dec. 20-22,
2021. Reprinted by permission of IEEE.
Section 1.3 of this chapter was previously published as N. O. Adesina and A. Srivastava, “Memristor-Based Loop Filter
Design for Phase Locked Loop,” J. Low Power Electron. Appl. 9 (2019): 24. Reprinted by permission of MDPI.
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work, we explored alternative devices that are more energy efficient and can possibly replace MOS
transistors. Memristor is one of the most promising devices that can be considered as a device
beyond bulk-CMOS. It is a two-terminal passive device that is considered as the fourth
fundamental element in addition to Resistor, Capacitor, and Inductor. Memristor is nanodimensional, so it occupies less silicon area and consumes less power. Other devices explored in
the design of PLL are Graphene and transition metal dichalcogenide (TMDC) tunnel field effect
transistors. They operate based on band-to-band tunneling. Therefore, they are not limited by
“Boltzman Tyranny” as in the case of MOSFETs.

1.2

Memristor
Memristor is a potential candidate for low power circuit design because it can use any value

between 0 and 1, unlike other conventional devices which use only 0 and 1. The word memristor
is derived from two words: MEMory and ResISTOR. It is a passive element similar to fundamental
devices like the resistor, inductor, and capacitor, in which these express the relations between
voltage and current, flux and current, and voltage and charge, respectively. A memristor, which is
a component was first introduced by Leon Chua in 1971 [5], is also considered as the fourth
fundamental passive device that expresses the relation between charge and flux [6, 7]. Though a
memristor could be charge or flux-controlled, we employed a charge-controlled Helwett Packard
(HP) titanium oxide (TiO2) memristor model in this work.

1.3

Overview of Tunnel Field Effect Transistor
Tunnel field effect transistor (TFET) has attracted much attention to replace MOS

transistor [8]. It employs quantum-mechanical effects band-to-band tunneling to inject charge
carriers into the channel. TFETs are vertical structures that can have more than one gate around
2

the channel, thus, offers better electrostatic control. The source and drain are made of different
materials such as silicon, germanium, binary semiconductor (e.g., GaAs and InP) while graphene
or TMDCs are preferred choices for the transistor channel. This is because of the ease with which
an heterostructure can be made with these materials, their direct band gaps, low effective masses,
and high tunneling probabilities. More so, TMDC are suitable for ultra-scaled devices due to its
scalability and improved interface properties.
The absence of a band gap in graphene field effect transistor causes poor on/off current
ratio. As a result, graphene FET is unsuitable for digital or logic applications. Alternative method
is to pattern graphene using e-beam lithography to produce nanoribbon. Graphene nanoribbon
(GNR) has a finite energy band gap owing to its lateral confinement of electron transport and the
small band gap of GNRs makes infinitesimal degradation in its conductance properties [9]. So, the
effect is negligible and is not considered in this work. Although GNR field effect transistor
overcomes the challenges of GFET, a transistor made of TMD has a better on/off ratio. Sakar et
al. designed MoS2 tunnel field effect transistor with SS of 31 mV/decade and on/off ratio is
8.37×107. To minimize the power consumption in digital circuits, the on/off ratio of transistor
should be order of ~104 – 106. In this case, tunnel FET can achieve higher current ratio which
makes it suitable for logic design. However, studies have shown that 1-D carbon nanotube (CNT)
has excellent electrical properties such as high current carrying capabilities and conductivity. Also,
it has high electron mobility, thermal and mechanical stability, and resistant to electromigration.
Various CNTs have been employed as channel material for transistor and interconnects [10, 11].

3

1.4

Goals and Objectives
In this research work, it is proposed to examine alternative devices such as memristor,

FinFET, and different types of tunnel field effect transistor in comparison to CMOS, phase noise
study in CMOS and hybrid Memristor-CMOS phase-locked loop systems, and building blocks
based on these device physics. Earlier work done by Zhang [12] and Liu [13] in our research group
on discussing phase noise from HCE and NBTI on VCO will be extended to all building blocks of
phase-locked loop with the inclusion of soft oxide breakdown (SBD) effect. The final goal is to
propose and develop energy-efficient devices through compact modelling, develop a framework
for phase noise and jitter measurements in hybrid technologies and propose a radiation hardened
PLL systems.

1.5

Organization
Research of some of the studies conducted is described in following chapters.
Chapter 2 presents review memristive device specifically its types, models, and

applications. The classes of memristor under the category molecular and ionic thin film are
titanium oxide, polymeric, resonant tunneling diode, manganite while spintronic and spin torque
transfer are under the category spin and magnetic. In addition, different models of memristor
starting from a simple linear drift model to a more complex SPICE macro-model are examined.
Chapter 3 discusses the working principle of phase-locked loop in CMOS and FinFET
technologies and how to integrate memristor-based loop filter into its structure. The phase noise
performance, VCO transfer characteristics, and thermal analyses are also examined. Furthermore,
memcapacitor is introduced in the loop-filter in-place of conventional capacitor in order to reduce
the power consumption and conserve the die area.

4

Chapter 4 discusses a compact modeling of MoS2 tunnel field effect transistor in verilogA and its parameters are extracted. The values of on and off currents are 9.2110-5 A and 1.741012

A for n-type TFET, which makes the on/off current ratio of 5.27107. The implementation of

the transistor in VLSI circuit such as inverter, ring oscillator, half and full adders, operational
amplifier, and PLL are also examined.
Chapter 5 highlights the benefits of graphene and its integration with semiconductor
electronics. A graphene-based inductor is proposed in the design of LC voltage controlledoscillator and in its phase noise and tunning range are analyzed. Some experimental work
specifically on graphene deposition are conducted, characterized using Raman spectroscopy, and
the results are explained.
Chapter 6 presents the studies of radiation effect, SBD, NBTI, and HCI in CMOS and
TFET process technologies. A radiation hardened phase-locked loop is proposed, and its phase
noise performance and jitter measurements are examined. Single event upset is introduced in the
structure of TFET-based 6T SRAM ,and by adding R-C components in the signal paths, the outputs
(Q and QB) are recovered.
Chapter 7 provides a summary of the work presented and scope for future work.
The MOS model parameters used in Cadence/Spectre simulations for 0.5 µm and 0.18 µm
n-well CMOS technologies are summarized in Appendix A. The list of papers published is
presented in Appendix E.
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CHAPTER 2
REVIEW OF MEMRISTOR, MODELS, AND APPLICATIONS
2.1

Introduction

Since it has become increasingly difficult to further reduce the size of transistors [14], alternative
nano-dimensional devices are desirable, especially in the field of VLSI (very large-scale
integration), for manufacturing high density nanoscale memory devices. One potential candidate
is the memristor, which was predicted and postulated in 1971 by Leon Chua, a professor of
electrical engineering at the University of California, Berkeley [5]. Chua considered memristor as
a two-terminal passive device that defined in terms of non-linear functional relationship between
flux linkage and electric charge. Memristor, being the fourth fundamental passive circuit element
in addition to the resistor, capacitor, and inductor, is characterized by a new physical parameter
referred to as memristance, M(q). Prior to 1971, the three basic devices did not cover all the
combinations between circuit variables because there was a missing link between magnetic flux
and electric charge until Leon Chua introduced new circuit element called “memristor”. The
electrical symbol of memristor and its hypothetical φ-q (flux-charge) curve are shown in Fig. 2.1
[15]. Similarly, the four pairs of circuit variables defining the four fundamental circuit elements
are presented in Fig. 2.2.
Following the initial proposal of the memristor, Chua and Kang [16] in 1976 developed a general
definition for memristive systems as:
____________________________________
Sections 2.4 and 2.5 of this chapter were previously published as N. O. Adesina, M. A. U. Khan and J. Xu, "CMOS
Transistor- Based Memristor Emulator Circuit Design for High Frequency Applications," 2021 IEEE 12th Annual
Information Technology, Electronics and Mobile Communication Conference (IEMCON), Vancouver, Canada, pp.
0708-0714, 2021. Reprinted by permission of IEEE.
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(a)

(b)
Figure 2.1. (a) Memristor symbol, (b) Flux-charge characteristics of memristor with
monotonically increasing characteristics[15].

Figure 2.2. Four fundamental electrical quantities and their relations [17].
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(2.1)

𝑽 = 𝑹(𝒙, 𝒊)𝒊
𝒅𝒙
𝒅𝒕

(2.2)

= 𝒇(𝒙, 𝒊)

where 𝑽 is the voltage, 𝒊 is the current, 𝒇 can be an explicit function of time and 𝑹(𝒙) is the
instantaneous resistance that is dependent on an internal state variable, 𝒙, of the device.
The most intriguing part of the memristor is its ability to remember its last resistance state
via the modulation of the internal state variable [18]. The resistance of the memristor will increase
when the electrical charge flows through the memristor in one direction and decreases when the
current flows in the opposite direction. For instance, the resistance of memristor freezes when the
applied voltage turns off. So, it remembers and retains its last resistance state. Whenever the power
is turned on again, the resistance of the memristor starts exactly from its last state. Hence, the
memristor is referred to as “MEMory ResISTOR”. This memory capability is precisely what
excites the electronics community and the underlying reason for the memristors revolutionary
effects in circuit design [15, 18].
It is already mentioned that memristor relates charge (q) and magnetic flux (φ). From Fig.
2.1, the φ-q relation is nonlinear; thus, the ratio of φ and q is not a constant. In this case, the
memristor is said to be charge-controlled with a memristance ‘M (q)’ defined as:
M(q) =

dφ
⁄dq

(2.3)

Similarly, the memristor is said to be flux-controlled with a memductance ‘W (φ)’ defined as:
W(φ) =

dq
⁄dφ

(2.4)

From (2.1) and (2.2), (2.3), and (2.4) can be obtained, respectively, as:

8

2.2

V = M(q). i

(2.5)

i = W(φ). V

(2.6)

Classes of Memristor
The implementation of memristor can be broadly classified into two main categories

namely, Molecular & Ionic Thin Film memristors and Spin & Magnetic memristors [19 - 21], and
other sub-divisions as shown in Fig. 2.3.
2.2.1 Molecular and Ionic Thin Film/ Titanium Oxide Memristor
This mode of memristor fabrication relies on different physical material properties of thin
film atomic lattices that shows hysteresis behavior, which is the signature of memristor [22] under
the application of electric charge. A Memristor is generally made from a metal-insulator-metal
(MIM) sandwich with the insulator consisting of a thin film such as TiO2 and the metal electrode
is usually Pt. Although memristor was introduced in 1971, it took almost four decades for a team
in HP lab, led by Stanley Williams, to develop a first functional solid-state memristor [23, 24].
The memristor was fabricated by sandwiching TiO2 (undoped region) and TiO2−x (doped region)
between platinum contacts as shown in Fig. 2.4. Titanium dioxide is the most common type of
molecular and ionic thin film, which is purposefully for planning and modeling. The memristor
uses a titanium dioxide (TiO2 ) like a resistive material. It is superior to other kinds of materials
like silicon dioxide because of the ease in doping.
As shown in Fig. 2.4, it is assumed that the physical layer of width, D, has two regions;
one side has oxygen vacancies or in other words, it is doped with positive oxygen ions, and the
other side
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Figure 2.3. Classifications of the memristor.
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is undoped [15]. Each region is modelled as a variable resistor. The doped region which acts as
the state variable has lower resistance and is more conductive, while the undoped region has higher
resistance and function as an insulator. The doped region has high carrier or ion concentrations
which makes it a low resistance region, R ON , and vice versa for the undoped region, R OFF [6, 25].
The motion of atomic species (which could be ions, molecules, or vacancies with charged
components) can produce dramatic changes in the device resistance. For instance, oxygen vacancy
movement in transition-metal-oxides has been known for decades [26, 27]. In the particular case
of rutile, oxygen vacancies effectively act as dopants with one shallow and one deep level [28].
Even though a relatively minor nonstoichiometry of 0.1% in TiO2−x is equivalent to ~5 × 1019
dopants/cm3 , the modulation of the oxygen vacancy profile has a very strong effect on the
electronic transport [29]. Since the mobility of the (oxygen vacancy) dopants is low, memristive
effects are appreciable only when the memristor size is nanoscale. Although the microscopic
nature of resistance switching and charge transport in thin-film devices is still under debate, one
proposal is that the hysteresis requires some sort of atomic arrangement that modulates the
electronic current.
The application of an external bias V(t) across the device in Fig. 2.4, will move the boundary
between the two regions, thereby, resulting in drift of the dopants [6]. The boundary between the
doped and undoped moves in the same direction. Thus, the total resistance of the device is
determined by two variable resistors connected in series as (Fig. 2.5).
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(a)

(b)
Figure 2.4. (a) Titanium dioxide memristor, (b) HP memristor structure.

Figure 2.5. Equivalent circuit of HP memristor.
12

For the simplest case of ohmic electronic conduction and linear ionic drift in a uniform
field with average ion mobility µ𝑣 , we obtain
V(t) = [R ON
dw(t)
dt

By inserting w(t) = µv

= µv

RON
D

w(t)
D

RON
D

+ R OFF (1 −

w(t)
D

)].i(t)

(2.7)

(2.8)

i(t)

q(t) into (7) and given that R ON ≪ R OFF , the memristance M(q)

simplifies to:
M(q) = R OFF [1 −

µv RON
D2

q(t)]

(2.9)

where R ON is the resistance of the completely doped region, R OFF is for the completely undoped
region, D and q(t)are film thickness and charge respectively, and µv is the mobility of ions or
migration coefficient in m2 V −1 S −1 [30].
Although the HP memristor was made from platinum metal and TiO2 as the thin-film
insulator, it is worthy to note that they are not the only materials that fit the criteria for a memristor.
For instance, Kim et al. [31] conducted a systematic approach using the HfO2 and ZrO2 as
substitutes for TiO2 , and also using TiNor Ti/TiN electrode instead of Pt. In titanium dioxide
memristor, the application of bias causes a switch in resistance from high (R OFF ) to low (R ON ) or
vice-versa. This is termed resistive switching mechanism [15]; thus, the memristor is also known
as resistive memristor. The obvious disadvantage of the first published TiO2 memristor was its
extremely low switching speed. This was far more less than what is required in SRAM, DRAM,
or even in flash memory. In 2011, HP lab developed a memristor switch using SET and RESET
pulses with durations of 105 ps and 120 ps respectively. Subsequently, the associated energies for
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ON and OFF switching were computed to be 1.9J and 5.8J respectively, which are quite
appropriate for power-efficient computations. As shown in Fig., the width of the physical layer of
TiO2 memristor is 10 nm [32] that proposes high-density devices in a small area in VLSI.
Kavehei et al. [33] fabricated another memristor using different materials for the top and bottom
electrodes. They fabricated their devices on a glass substrate, percolated with indium thin oxide
(ITO). Instead of platinum they chose silver (Ag) as the top electrode. This is because the work
function and electrode potential of Ag is less than Pt, which makes it a more fabrication-friendly
material. Similarly, Kyle Miller fabricated a thin-film anodic titania memristor using anodization
which is a cost-effective fabrication method [34, 35]. In this process, a metal is oxidized through
the application of an electrolyte. The metal is considered as the working electrode and the
electrolyte as the other electrode. By applying a voltage across the two electrodes, while grounding
the metal electrode, an electrochemical reaction starts, thereby oxidizing the metal electrode.
Because it is simple and inexpensive to make electrolytes, this method is considered easy and
cheap. A research team at the University of Michigan led by Wei Lu [36, 37] demonstrated another
type of resistive memristor that can be used to build brain-like computers and known as amorphous
silicon memristor. The Amorphous silicon memristor consists of a layered device structure
including a co-sputtered Ag and Si active layer with a properly designed Ag/Si mixture ratio
gradient that leads to the formation of a Ag-rich (high conductivity) region and a Ag-poor (low
conductivity) region. According to [38], rectifying diode characteristics can be observed in M/aSi/p-Si memristor structure in certain conditions. The rectifying characteristic is caused by the
movement of the silver ions in the amorphous silicon active area [39]. A negative voltage applied
to the device in the ON state, can results in slight retraction of the conducting filament, and hence
suppression of the device conductance. By applying a positive voltage, the silver ions can move
14

back toward the p-Si bottom electrode and form the conducting filament. Sugisaki et al. reported
a memristive characteristic by depositing, using RF magnetron sputtering at room temperature
[40], an amorphous Ga-Sn-O (a-GTO) and sandwiched between the Al top and bottom electrodes.
It is, however, marvelous that the memristive characteristics can be realized by such common
materials with simple structures and easy fabrication. HP labs reported the highest ever endurance
value of 1010 , which is the number of cycles the memristor can be reversibly switched,
for Pt/TaOx /Ta memristors [41] where the Ta top electrode serves as an oxygen vacancy
reservoir. In 2014, Mazady et al. [42] conducted an experimental fabrication of memristor by
growing ZnO nanowire on p-type silicon substrate and sandwiching it in-between Al top and
bottom electrodes. The measured HRS (high resistance state) to LRS (low resistance state) ratio
of 684 is a significant improvement over the ratio of 3 reported by Chang et al. for a
Pt/ZnO (100 nm thin film)/Pt memristors [43].
2.2.2 Polymeric/Ionic Memristor
In 2004, a polymeric (ionic) memristor was proposed by Kriegerand et al [44]. Similarly,
in 2005, Erokhin et al. [45] at the University of Parma reported a polymeric electrochemical
element for the adaptive networks. Even though it was not called Memristor, its working principles
and characteristics correspond much better to those of the hypothetical Memristor. Polymeric
memristor, also known as organic memristor [46], is a solid-state device whose electronic
conductivity depends on the ionic charge that has passed through it. The detailed description is
shown in Fig. 2.6.
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Figure 2.6. Cross section of organic memristor.
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The principle of operation of organic memristor is based on the dramatic variation of the
electronic conductivity in a thin (50nm) conducting polymer (polyaniline, PANI) multilayer in
oxidized and reduced states. Such variation is induced and regulated by ionic flux into (and out of)
the PANI multilayer at the junction with a film of a solid electrolyte (Li-doped Polyethylene oxide,
PEO) [45, 46 - 48]. At the heart of the device is the conducting channel, a thin polyaniline (PANI)
layer, deposited onto an insulating support with two electrodes. A narrow strip of solid electrolyte
PEO is formed in the central part of the channel and is used as a medium for redox reactions. The
area of PANI under PEO is the active zone. The actual resistance of the active zone is determined
by the time integral of the ionic current (transferred charge). Organic Memristor operates with very
low power energy. The transformation to the conducting state occurs at potentials +0.4 to +0.6 V
and transformation into the insulating state takes place at potentials lower than +0.1 V [46].
Organic materials present several advantages in terms of workability, deposition technique, costs,
and above all is the ease with which the material properties may be altered by a chemical approach
[49].
2.2.3 Resonant Tunnelling Diode
Resonant Tunnelling Diode (RTD) has been employed in many circuit applications
utilizing their fundamental characteristics of negative differential resistance (NDR) [50], as shown
in Fig. 8. NDR implies that for a certain interval, an increase in the applied voltage will result in a
decrease in current i.e increased resistance with increased voltage. An RTD is a diode with a
resonant-tunnelling structure in which electrons can tunnel through some resonant states at certain
energy levels. RTD can have different resonant tunnelling structures (double barrier, triple barrier,
quantum wire, and quantum dot), which are made of various semi-conductor materials [50, 51]. In
1993 and 1994, Gullapalli et al. and Buot et al. [52, 53] respectively, reported that a double layer
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structured AlAs/GaAs/AlAs RTD containing special doping design of the spacer layers in the
source and drain regions was found to exhibit a bow-tie I-V curve, indicating a behaviour of
memristor.
2.2.4 Manganite Memristor
Owing to the discovery of colossal magnetoresistance (CMR) effect [54], perovskite
manganite materials have been extensively studied in the last two decades and recently elicited
considerable interest [55]. In addition to CMR, manganites also have spin-orbit-charge order, 100
% spin polarization, and intrinsic electronic phase separation [56, 57]. Ignatiev et al. [58] reported
on Pr0.7 Ca0.3 MnO3 thin films that many studies dealing with the RS (resistive switching)
behaviour of both ceramics and thin films of different manganites have been performed [59-61].
In addition, the phenomenon that explains the electrical behaviour has been modeled and
developed [59, 62]. However, its capability of providing memristive functionality remains
mysterious until recently when an amorphous La1−x Srx MnO3 (a-LSMO)-based memristor was
successfully fabricated.
As illustrated in Fig. 2.7, the layered structure of manganite memristor consists of an aLSMO thin film sandwiched between Ag (top electrode) and Pt (bottom electrode), which are
deposited onto Ti/SiO2/Si substrate. Similar to other types of memristor already discussed, the
switching effect is observed in the fabricated device [63], and the experimental measured I-V
characteristics have clearly shown pinched hysteresis behavior, thus, indicating memristive
character. The resistive switching mechanism of manganite memristor has been mainly attributed
to the formation of Ag nanobridge or nanofilament, which connects the top and bottom electrodes
together during LRS. In HRS, the top electrode is negatively biased in order to dissolve the Ag
nanofilament [64].
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Figure 2.7. The cross-sectional view of a-LSMO based manganite memristor.
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2.2.5 Ferroelectric Tunnel Memristor
Ferroelectricity is a term used for certain materials which have a spontaneous electric
polarization that can be reversed when an external electric field is applied. Invariably, the materials
can toggle between two distinct polarization states [63]. Therefore, these two opposite polarization
states can be used to represent binary bits ‘0’ and ‘1’, thereby resulting in the advent of the
ferroelectric random access memory (FeRAM). The ferroelectric memristor is based on a thin
ferroelectric barrier sandwiched between two metallic electrodes. The ferroelectricity effect is of
interest because it may be used to make a unique memristor [5]. In this work, we briefly discuss
ferroelectric tunnel memristors (FTM) - ferroelectric tunnel junctions with continuously tunable
resistance. A ferroelectric tunnel junction (FTJ) is a device whereby the tunneling current can be
toggled between two nonvolatile states through the reorientation of polarization in the ferroelectric
barrier with a thickness of just several nanometers. As a result, the FTJ device has exhibited a
tunable, hysteretic, and non-volatile resistive switching behaviour that resembles memristive
characteristics [65 - 67]. So far to this present moment, the reported ferroelectric architecture is a
heterostructure that usually comprises a BaTiO3 film deposited on Lax Sry MnO3 (mole fractions;
x = 2/3 and y = 1/3 ) layer, which are sandwiched by two electrodes [66, 68] as shown in Fig.
2.8.
Ferroelectric tunnel junction is usually made of metal electrodes with different screening
lengths. This results in asymmetric potential profile for opposite polarization direction [69], which
changes the potential seen by the transport electrons, thus, leading to a change in resistance. Studies
have
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Figure 2.8. A schematic cross-section of the ferroelectric tunnel junction.
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shown that the resistive switching behaviour of FTM is attributed to the field-induced charge
redistribution at the interface resulting in the modulation of the interface barrier height [57].
Ferroelectric-based Memristor cell is expected to be very suitable for the nonvolatile memory array
configurations and the future neuromorphic systems [70] embedded in the intelligent transparent
electronic applications.
2.2.6 Spintronic Memristor
In a spintronic device, the electron spin changes the magnetization state of the device [71].
The magnetization state of the device is thus dependent upon the cumulative effects of electron
spin excitations. If the resistance of this device changes with magnetization state or direction of
the spin of electrons, then we could have a spintronic memristor [22, 71]. Chanthbouala et al. [66]
showed voltage-controlled domain configurations in ferroelectric tunnel barriers yield memristive
behaviour with resistance variations exceeding two orders of magnitude and a 10 ns operation
speed. Similarly, Pershin and Di Ventra [72] showed that a vast degree of freedom is provided by
the electron spin and memristive behaviour is common for the broad class of semiconductor
spintronic devices. Spintronic memristor is often considered as a junction with half-metals as
ferromagnet, which has 100 % spin-polarization at the Fermi level. This works as a perfect spinfilters, and it is more sensitive to the level of electron spin polarization.
The spintronic memristor is composed of a reference layer and a free layer. The
magnetization of the reference layer is fixed via its connection to a pinned magnetization layer
while a domain wall is deployed to split the free layer into two sections with opposite
magnetizations against each other [63]. When a polarized current with the same direction as the
magnetization of the reference layer is applied, this causes a parallel orientation of the
magnetization between the reference layer and the free layer which results into low resistance. On
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the other hand, if the magnetization of the applied current is opposite to the reference layer, the
magnetization orientation between both layers is anti-parallel, so giving rise to high resistance. It
is worthy to note that the memristance of spintronic is controlled by the position of the domain
wall [73] and could be modelled as shown in Fig. 2.9 [74].
As shown in Fig. 2.9, the overall resistance of a spintronic memristor can be modelled as
two parallel-connected resistors with resistances R L /α and R H /(1 − α) respectively. α represents
the relative domain wall position (x) over the total length of the free layer (L), and ranges from 0
to 1. The overall memristance can be expressed as shown in (10).
M(α) =

RH .RL

(2.10)

RH .α+RL .(1−α)

The domain wall moves with a velocity, V(t), which is proportional to the current density
[75]. Table 1 compares the characteristics and specifications of different memristors that are
discussed in this work [63]. Although memristive functions can be achieved by various materials
and device structures [74], majority of the published work specifically in fabrication and material
of different classes of memristor is on resistive or molecular thin film memristors [89].

23

Figure 2.9. Equivalent circuit of spintronic memristor
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Table 2.1. Comparison table for different classes of memristor
Memristor

Resistive

ON/OFF

Access time

ratio

(ns)

2000

~10

Retention

Endurance

References

Very long

109

[29, 32, 76 79]

Polymeric

100

Relatively

~25

108

long

[47, 48, 80 –
82]

RTD

-

-

-

-

-

Manganite

100

~100

Long

103

[64, 83, 84]

Ferroelectric

300

~10

Relatively

1014

[66, 67, 85,

long
Spintronic

5

Very long

~10

86]
1016

[22, 71, 73,
87, 88]
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2.3

Current - Voltage Relation of Memristor
The most important characteristic of a memristor is the current-voltage characteristics [15],

where it exhibits a pinched hysteresis loop. This is considered as a signature of memristive device
because of its peculiarity [22]. Wang et al. [63] also considered the pinched hysteresis loop as the
most representative attribute of memristor, and it obeys the Lissajous-type. As shown in Fig. 2.10,
by applying a sinusoidal voltage V(t) to memristor, we obtain the output current waveform in Fig.
2.11. The applied input is defined as:
V(t) = Asin(wt), where A = 1.2V and w = 2π rad/s.
The input voltage and output current waveforms have the same zero crossing. This infers
that memristor is not a voltage storage or an active device. It could also be deduced that the
switching in a memristor takes place with a time delay, a term called delayed switching
mechanism. Although the current is zero whenever the voltage is zero, the current does not flow
instantaneously until after some time the voltage is applied [90]. Usually, this time delay is
required for a memristor to switch from high resistance (R OFF ) to low resistance (R ON ) or viceversa, depending on the polarity of the applied input. For this reason, memristors can be used as
switches [15], and the current amplitudes through the memristor are given by:
i1 =

i2 =

V

(2.11)

ROFF

V

(2.12)

RON

where i1 and i2 are the minimum and maximum instantaneous current respectively; R OFF and R ON
represent low and high resistance states, respectively.
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Figure 2.10. SPICE simulation for memristor.

Figure 2.11. Voltage and current waveforms.
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Figure 2.12 shows the current-voltage characteristic of memristor for three different
frequencies. It is simulated in SPICE and plotted in OCTAVE with all the parameters given in
[6]; R init = 11 kΩ, R ON = 100 Ω, R OFF = 16 kΩ, D = 10 nm, µv = (10−10 ) cm2 /V − Sec and
p = 10. R init and p parameters denote the initial resistance of the memristor and exponent of
window function respectively. R ON is the resistance of the completely doped memristor, R OFF is
for the completely undoped memristor, and µ𝑣 is the mobility of ions or migration coefficient. The
hysteretic nature of I-V characteristics is because of varying resistance of the memristor.
We see in Fig. 2.12 that the size of hysteresis loops decreases or collapses by increasing the
frequency from f0 to 4f0 . This is due to the fact that the ions have a low mobility and slow inherent
motions. At sufficiently high frequencies, memristor finally loses its ability to change the
resistance. In this way, it reduces to a linear resistor with a single resistance value (no switching).
Figure 2.13 shows the linear current-voltage characteristics of memristor.
The memristance versus time characteristics of memristor is presented in Fig. 2.14. The
instantaneous resistance is in the range [R ON , R OFF ] depending on the applied voltage. While
memristor can be used at its extreme resistance values in order to provide digital memory, it can
also be made to behave in an analog manner. The dynamic negative effect is due to the chargedependent change in the memristor resistance [6]. Similarly, Fig. 2.15 depicts resistance versus
voltage characteristics. The memristance value depends not only on the magnitude but also on the
sign of V(t). In other words, resistance [R init , R OFF ] for V(t) < 0 and [R ON , R init ] for V(t) > 0.
The memristor has the potential to augment or enhance several areas of integrated circuit design
and computing. Memristors’ ability to maintain a state without requiring external biasing can
significantly reduce overall power consumption, while the deep-nanoscale physical dimensions of
the device (minimum reported: 5 x 5 nm) are ideal for its implementation in the field of VLSI
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Figure 2.12. Pinched hysteresis plot of memristor.
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Figure 2.13. Current-Voltage characteristic of memristor at high frequency [91].
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(very large-scale integration) [15] and can thus provide a much-needed extension to Gordon
Moore’s law. Emerging devices, such as memristors, when compared with established elements,
tend to manifest advanced properties, and often exhibit novel characteristics that can be exploited
for enhancing the performance of conventional circuitry (e.g. loop filter) as well as developing
novel designs and applications.
By applying a pulse wave voltage to memristor, the output current is equally generated but
after the switching time (time delay). Since the memristor is driven to saturation in an alternance,
the current of the square-wave voltage response is separated into two regions, the unsaturated and
saturated regions [90, 92] as shown in Fig. 2.16. In the saturated region, the current becomes
constant because the memristance is either minimum or maximum as defined in (2.11) and (2.12).
On the contrary, in the unsaturated region, the memristor memristance is calculated as a function
of time using (2.3).
t

(2.13)

q(t) = ∫t=0 i(t)dt

Similarly, the memristor charge, q(t), is calculated by integrating the memristor current
with respect to time. This is because its resistance depends on the complete history of the current.
The memristor charge saturates at t = τ sat , where τsat is the time point between the saturated and
unsaturated regions if only one alternance is considered. From Fig. 2.16, it could be inferred that
memristor cannot respond as rapidly as the fast variation in the excitation waveform and always
takes a finite but small-time interval for the memristor to change its resistance value. In other
words, there is a delay between the application of the voltage and the change in the memristance
value [90]. Therefore, the width, T, of the input voltage pulse must be greater than the time delay,
Td , for a memristor to switch from one state to another. Else, it remains unaltered with initial
resistance value, R init . Studies have shown that memristor can function as a bipolar switch
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Figure 2.14. Memristance vs time [91].

Figure 2.15. Resistance-voltage loop [91].
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depending on the magnitude and polarity of the input voltage [6]. As shown in Fig. 2.17, a positive
alternance voltage saturates the memristor with the ON-state memristance and negative alternance
voltage saturates it with OFF-state memristance [92]. When the frequency of the applied voltage
is increased, the saturation phenomena reduce greatly. Thus, the memristor cannot effectively
switch from low state to high state or vice-versa. At sufficient high frequencies, it behaves as a
simple resistor. Therefore, the output current instantaneously follow the input voltage, and ON and
OFF states saturation disappear completely. This is shown in Fig. 2.18.
Similarly, the input voltage pulse produces a well-known hysteretic I-V characteristic, and
the switching pieces characteristic are close to ideal in the sense of infinite derivative Here, the
memristor is switching when the voltage is 1.2 V and -1.2 V, and the boundary position is at the
middle. The amount of voltage required to push the boundary from middle to either doped or
undoped region to allow device switching is called the threshold voltage [93]. The amount of
voltage required to push the boundary from middle to either doped or undoped region to allow
device switching is called the threshold voltage [94]. So, any voltage below threshold value only
changes the resistance value, but still not able to switch the device on or off.
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Figure 2.16. Saturation phenomena in memristor.

Figure 2.17. Saturation in memristor with positive and negative alternance voltage.
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Figure 2.18. Output current waveform with no saturation phenomena.
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2.4

Memristor Models
As in the case of any new technology, it is important to learn how the memristor responds

to external stimulus in terms of voltage and current. To be able to design, analyse, and simulate
memristor based circuits [15], several models have been proposed. Memristor models need to be
made available for the design engineers to use it as a circuit element during design exploration.
Meanwhile, an effective memristive model needs to satisfy several requirements [95]. The model
needs to be both sufficiently accurate and computationally efficient. Although there are a lot of
proposed models proposed depending on simplicity, accuracy, and application, we highlight and
discuss only the main models of memristors.
2.4.1 Linear Ion Drift model
This is the first physical model of memristor developed by a research team in HP labs led by
R. S. Willliams [6]. In order to simplify the device, this model was presented based on the physical
structure of the device. As already discussed in Section 2.2, it is assumed that the physical device
comprises of two regions [15]; doped and undoped, with a total width of D. The doped region has
oxygen vacancies and the undoped region does not. In addition to the expressions in (2.7) – (2.9),
the ratio of the width of the doped region (w) to the width of total width, D, is referred to as the
state variable.
State variable, x(t) =

w(t)
D

ε (0, 1)

(2.14)

Alternatively, the memristance, M(q), can be expressed as:
(2.15)

M(q) = R ON x(t) + R OFF [1 − x(t)]
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In (2.15), R ON is resistance of device at w(t) = D (or x(t) = 1) and R OFF is the resistance of device
at w(t) = 0 (or x(t) = 0). In this case w and the state variable are bounded within the limits of
intervals [0, D] and [0, 1], respectively. The main setback of linear ion drift model is that it can
only work in the interval of [0, D], a term called boundary effect. In addition, a large applied
voltage might cause the internal state variable, x(t), to reach the terminal boundaries faster and
fixed at the boundary. This phenomenon is known as boundary lock.
2.4.2

Non-linear Ion Drift model
Although the linear drift model is simple and satisfies the basic memristive functions, it is

still not accurate enough [15]. This is because the experiments of the fabricated memristor device
have shown that memristor behaves in a different manner with high degree of non-linearity [29,
96]. By applying a small voltage relatively across the thin film MIM structure (nanoscale devices
[13]) causes a large electric field (106 V/cm)that can create considerable nonlinearities in ionic
transport due to tunneling at the interfaces or high-field electron hopping [6, 15]. For some
applications like logic circuits, nonlinear characteristics is needed. This leads to the development
of another memristor model which is named as nonlinear ion drift model [97]. A few attempts have
been carried out so far to consider this nonlinearity in the state equation [6, 98, 99]. In each work,
the state equation in linear ion drift model in (8) is modified as follows:
dx(t)
dt

= µv

RON
D

w

(2.16)

i(t)F ( D )

w

where F ( D )is the window function, which will be further discussed later in this section.
Lehtonen et al. [97] proposed a model based on the results of [29]. The current-voltage
relationship of this model is described by:

37

i(t) = (w(t))n β sinh(αV(t)) + χ[exp (γV(t)) − 1]

(2.17)

in which α, β, γ, and χ are experimental fitting parameters, and n determines how the state variable
can affect the current.
2.4.3 Window Function
Window function is introduced into non-linear drift model in order to solve the problem of
boundary effects [15] and add more nonlinear behaviours closer to the bounds. It helps to provide
a linkage between the linear and non-linear models. As shown in (16), window function is
multiplied to the derivative of state variable so as to force it to reach zero even at the bounds.
Window functions are used to retain the ion within the boundaries and mimic the properties of the
physical memristor device. The following are some of the window functions that have been
proposed and introduced.
2.4.3.1

Strukov and Benderli
As we discussed in (2.16), Strukov et al. [6] and Benderli et al. [100] proposed that the

boundary value restrictions can be modelled using a window function in (2.18).
F(w) =

w(D−w)

(2.18)

D2

in which F(0) = 0 and F(w) = 0. As defined in (2.19), this implies that the rate of change of state
variable at the boundaries is zero.
w=0
{
w=D

F(w) = 0 and

dw
dt

=0

(2.19)

This window function meets the boundary conditions and solve the problems associated
with linear ion drift model. However, no external electric field can change the state of the device
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at the boundaries (“terminal-state” problem). Another problem is that the switching event requires
a significantly larger amount of charge (or even a threshold voltage) for w to approach either
boundary [6].
2.4.3.2

Joglekar
In 2009, another dopant drift window function was proposed by Joglekar et al [101]. They

added a control parameter to the window function so as to control the nonlinearity (or linearity) of
the function.
F(x, p) = 1 − (2x − 1)2p

(2.20)

where the state variable, x, and the control parameter are both positive integers. F(x) satifies all
the constraints for any value of p.
Thus, the modified state equation is:
dx(t)
dt

= µv

RON
D

i(t)[1 − (2x − 1)2p ]

(2.21)

As shown in Fig. 2.19, Joglekar's window function has its maximum value at the center
and descends to zero at the boundaries. F(x), as p → ∞ (or large values of p), describes a
memristive system [6, 16] that is equivalent to an ideal memristor.
The major problem of this window function is at the boundaries. It could be noticed that the state
variable, in some way, gets stuck at the boundary states, and it is difficult to change (i.e. no external
stimulus at terminals can change the state variable).
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Figure 2.19. Joglekar's nonlinear window function.
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2.4.3.3

Biolek
In order to proffer solutions to the modelling inaccuracies of Joglekar window function,

Biolek et al. [102] came up with another window function. The model does not show memory
effect at the boundaries. This is because when the current direction is reversed, the boundary starts
to move in the opposite direction regardless of the past events, which is lost, i.e. along another
curve. So, a modified window function in (2.22) is proposed to solve the discrepancy between the
behaviour of the model and the requirements for the operation of a real circuit element. The
window function with Fig. 26 satisfies the requirements. Hence, it is considered as an improved
version of Joglekar window function.
f(x) = 1 − (x − stp(i))2p

(2.22)

where p is a positive integer, and stp or sgn function of memristor current, i, is defined as:
1 for i ≥ 0
stp(i) = {
0 for i < 0

(2.23)

The current is considered positive if it increases the width of the doped layer [102], 𝑥 → 1
and vice versa. The main problem with Biolek's window function is that there is no continuity
condition at the boundaries.
2.4.3.4

Prodromakis
Prodromakis et al. [99] presented a novel nonlinear dopant drift model that resolves the

boundary issues existing in previously reported models that can be easily adjusted to match the
dynamics of distinct memristive elements. Another problem of the previous models is that they
are not scalable [15]. The maximum value of their window functions is always one and cannot be
altered. These issues were resolved by the model presented in (2.24).
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f(x) = j(1 − [(x − 0.5)2 + 0.75]p )

(2.24)

where j is another control parameter introduced in order to scale the window function.
This model retains the nonlinearity with high scalability for the large value of 𝑝unlike other
window functions. The main function of 𝑗is scaled up and scaled down the f(x) and produces the
pinched hysteresis loop (PHL) for f(x) ≥ 1. Therefore, this model can be used in any memristor
device applications with better performances.
The problem associated with this model is that it produces a distorted PHL at f < 0.1 Hz
and V = ±2 V, due to 𝑥 reaching the boundaries much faster.
2.4.3.5

Other Window Functions
Jinxiang et al. [103] presented a window function that can address the problems of the

aforementioned models. Nevertheless, this model fails to retain the high linearity.
Anusudha et al. [104] proposed a new cubic parabola window function that successfully
the problems of Jogeklar, Biolek, Prodromakis and Jianxiang et al with high performance.
Oguz et al. [105] introduced another parameter, 𝑐, which is a positive real number, into the
pre-existing window functions. The proposed model provides zero drift at the boundaries.
Another window function was proposed by Chowdhury et al. [106]. This model modifies
Joglekar window for a better accuracy.
In 2018, Shi et al. [107] proposed a novel window function for fractional-order HP TiO2
nonlinear memristor model. The model overcomes the boundary effect and boundary lock
problems existing in classical Hewlett-Packard (HP) TiO2 non-linear drift model.
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Very recently, Singh et al. [108] proposed an accurate and generic window function for
nonlinear memristor models, which overcomes the terminal state problems.
2.4.4 Simmons Tunnel Barrier Model
The previously discussed models are based on HP’s physical representation of memristor
[6], in which the doped and undoped regions are modelled as resistors. Pickett et al. [109] proposed
a more accurate physical model of memristor. In this model, it is assumed that a resistor is in series
with an electron tunnel barrier unlike in HP model, which employs two resistors connected in
series [15] as shown in Fig. 2.20.
From Fig. 2.20, the width (w) of Simmons tunnel barrier [110] is the state variable. The
differentiation of x with respect to time, t, can be described as oxygen vacancy drift velocity, which
is expressed as:
Vdrift =

dx
dt

i

x−aoff

off

wc

= foff sinh (i ) exp [−exp (

|i|

x

− b ) − w ], for i > 0 (off switching)
c

(2.25a)

and
Vdrift =

dx
dt

i

x−aon

on

wc

= fon sinh (i ) exp [−exp (

|i|

x

− b ) − w ], for i < 0 (on switching)
c

(2.25b)

where foff , fon , aoff, aon , ioff, ion , and b are fitting parameters, given that fon > foff and they both
have effect on the magnitude of the change of w.The parameters ioff and ion define the current
thresholds. These current thresholds are useful in digital applications. Parameters aoff and aon ,
give the upper and lower bounds of w respectively. Since the derivative of the state variable is
much smaller than the state variable itself in the defined range, so this model does not require any
window function. This is the main advantage of Simmons tunnel barrier model.
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Figure 2.20. Simmons tunnel barrier model.
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According to the Simmons tunnel model [109, 110], the relation between voltage and
current can be expressed as:
i(t) = A(x, vg )Φ1 (vg , x)exp (−B(vg , x)Φ1 (vg , x)0.5 )
−A((x, vg )(Φ1 ((vg , x) +
e|vg |)exp (−B(vg , x)( Φ1 (vg , x) + evg )0.5)

(2.26)
(2.27)

vg = v − i(t)R s

Although it is widely claimed that this model is the most accurate physical model of
memristor [15], it is complicated, the current-voltage relationship is not clearly defined, and it is
only applicable to some specific types of memristor. Following this, Abdallah et al. [111] proposed
another SPICE model of Simmons tunnel barrier, but it is computationally inefficient. Hence, there
is a need for more accurate model with simpler I(current)-V(voltage) relations.
2.4.5

Threshold Adaptive Memristor Model (TEAM)

This model is quite similar to Simmons tunnel barrier model but has much simpler I-V
expressions. The TEAM model was developed by Kvatinsky et al. [112] with the aim to overcome
the limitations of Simmons tunnel barrier model. To ensure simplification and computational
efficiency, the following assumptions are made for this model:
•

The state variable does not change below a certain threshold, and

•

A polynomial dependence rather than exponential.

Under these assumptions, the state equation for the simplified proposed model is
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i(t)

dx
dt

k off . (i

off

− 1)

αoff

. foff (x),

0

=

i(t)

{

k on . ( i

on

αon

− 1)

0 < ioff < i
ion < i < ioff

. fon (x),

(2.28)

i < ion < 0

where k off , k on , αoff , and 𝛼𝑜𝑛 are constants, αoff . The current thresholds are ioff and ion , and x is
the internal state variable, x ε [xon , xoff ]. The functions foff (x) and fon (x) denote the dependence
on the state variable. The dependence may not be necessarily symmetric as in the case of Simmons
tunnel barrier model.
From (2.29), the memristance changes linearly with x if we assume current-voltage relation in
(2.7).
v(t) = [R ON +

ROFF −RON
xoff −xon

(x − xon )] . i(t)

(2.29)

where xoff and xon define the boundary of state variable x.
However, the memristance dependence on tunneling effect is highly nonlinear for any
practical memristive device. The reported change in resistance is an exponential function of the
state variable. Under this assumption, (2.1) becomes
(

λ

v(t) = R ON e xoff−xon

)(x−xon )

. i(t)

(2.30)

where λ is a fitting parameter, and R ON and R OFF are the equivalent effective resistances at the
bounds, and satisfy
ROFF
RON

= eλ

(2.31)

The model is reasonably accurate and computationally efficient.
2.4.6

Voltage Threshold Adaptive Memristor Model (VTEAM)
A Voltage ThrEshold Adaptive Memristor (VTEAM) model is proposed by Kvatinsky et

al. [113] to describe the behavior of voltage-controlled memristors. The VTEAM model extends
the previously proposed ThrEshold Adaptive Memristor (TEAM) model, which describes currentcontrolled memristors. The model combines the advantages of TEAM model (i.e. simple, general,
accurate, easy to design [112]) with a threshold voltage (102). VTEAM being analogous to TEAM,

46

the model state equation is similar to (2.28). Since VTEAM model is voltage controlled,
i(t), ion , ioff , and i in (2.28) are fully replaced with v(t), von , voff , and v, respectively.
Similarly, the linear dependence of the resistance (or conductance) and state variable can
be achieved in current-voltage relationship in (2.32).

i(t) = [R ON +

ROFF −RON
xoff −xon

−1

(x − xon )]

. v(t)

(2.32)

Alternatively, the exponential dependence on the state variable can be achieved by making i(t), in
(2.29), the subject of formula.
−(

i(t) =

2.4.7

e

λ
).(x−xon )
xoff −xon

RON

. v(t)

(2.33)

SPICE macro-model
This model was proposed by Kavehei et al. [114] in 2010. SPICE macro-model is more

appropriate as it is more readable for most of the readers and available in all SPICE version. In
spite of the convergence problems in SPICE modeling, it is still a more appropriate way to describe
a real device operation. Furthermore, the model guarantees high flexibility and scalability. The
model was established with the use of appropriate nonlinear resistor, inductor, or capacitor across
memristor (MR) mutators. These mutators are nonlinear circuit elements that are analogous to the
behavioral model of SPICE. In this model, the MR mutator consists of an integrator, a currentcontrolled voltage source (CCVS), a differentiator, and a voltage-controlled current source
(VCCS).
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Yakopcic et al. [21] is another simplified model allowing modelling for memristor-based
neuromorphic systems. It has an implicit memristance related through a hyperbolic sinusoid
function. It is less general and more complicated than TEAM model.

2.5

Applications of Memristor
The memristor has the potential to augment or enhance several areas of integrated circuit

design and computing. Memristors’ ability to maintain a state without requiring external biasing
can significantly reduce overall power consumption, while the deep-nanoscale physical
dimensions of the device (minimum reported: 5 x 5 nm) are ideal for its implementation in the
field of VLSI (very large-scale integration) [18] and can thus provide a much-needed extension to
Gordon Moore’s law. Emerging devices, such as memristors, when compared with established
elements, tend to manifest advanced properties and often exhibit novel characteristics that can be
exploited for enhancing the performance of conventional circuitry (e.g., loop filter) as well as
developing novel designs and applications. Figure 2.21 shows five major areas where memristor
could be employed namely, Memory, Digital, Analog, Neuromorphic, and System level
applications.
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Figure 2.21. Applications of memristor.
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2.5.1

Memory Application
The fact that current flowing through a memristor can alter its electrical resistance and

retains its state even after the current is turned off, makes memristor a potential device for nonvolatile memory applications. Memristor-based nonvolatile memory is the most obvious
application of memristors. This is because memristor exhibits non-volatility, good scalability,
nanoscale size, high compatibility with CMOS circuitry, high endurance time, and no leakage
power when compared to static and dynamic random access memories (SRAM and DRAM).
Memristor-based resistive random access memory (RRAM) is considered as one of the most
promising universal memory technologies owing to its faster write latency and smaller cell
structure. The most important feature is its ability to build a cross-point memory array without
access devices [115]. Williams et al. [6] presented memristor cross-point structure in which a thin
film of titanium dioxide is sandwiched between the top and bottom platinum electrodes. The
resistance of the memory cell changes with different polarities of the applied voltage. The resistive
switching is due to oxygen vacancy drift under the influence of an electric field. This phenomenon
has been observed in varieties of materials as discussed in Section 2.2 [116]. Retention and
endurance time are two important parameters in RRAM. Retention time is the time that the device
can maintain resistance in an allowable range after SET/RESET operation, while endurance time
is the limitation of write operation number of the device [106]. These parameters vary for different
materials and switching mechanisms. Ferroelectric random access memories (FeRAMs) are also
memristor-based memories. The large OFF/ON ratio in ferroelectric tunnel junctions (FTJs) has
only been considered so far for binary data storage, with the key advantage of non-destructive
readout and simpler device architecture [66]. Moreover, the the spintronic memristor can be a
promising replacement for magnetic random access memory (MRAM). The storage elements are
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formed by two ferromagnetic plates, which can hold a magnetic field, and also separated by thin
insulating layer. The end product is spin-transfer torque random access memory (STT-RAM),
which is one of the newest emerging technologies. The STT is a phenomenon in which the
orientation of a magnetic layer in a magnetic tunnel junction can be modified with a spin-polarized
current. This technology has the potential to make MRAM devices. In essence, STT-RAM is a
non-volatile MRAM, but with better scalability over traditional MRAM [118, 119]. In addition,
STT-RAM does not suffer from endurance limitations. Other examples of memristor-based
memories are phase change random access memory (PCRAM) [39, 120], conductive bridge
random access memory (CBRAM) [121], etc.
2.5.2

Digital Application
Other possible application of memristors is logic circuits or digital design. As a nanoscale

device, which has good compatibility with CMOS structure, and higher packing density, memristor
is an alternative element for integrated logic circuit design. Several methods have been proposed
to implement logic circuits namely, Hybrid CMOS memristor logic, Magic logic, and Imply logic
families. Memristors can be applied in hybrid CMOS-Memristor circuits, or as a standalone logic
gate [122]. In hybrid CMOS-Memristor logic, the logic values are stored as voltages and
memristors are used as computation units only. The family consists of only AND and OR logic
gates as shown in Fig. 2.22. However, NOT gates (CMOS inverters) are required to construct
NAND and NOR gates from AND and OR gates, respectively. Initially, memristor ratioed logic
(MRL) was proposed by Cho et al. [123], which was further developed as MRL logic in [124].
Whenever one of the inputs of AND gate is high and the other is low, current flows from the higher
voltage node to lower voltage node. According to the polarity of memristor, the current increases
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the memristance of the memristor that is connected to higher voltage node and decreases the
memristance of the other connected to lower voltage.
If the inputs of the AND gate are set to the same values (Vin1 = Vin2 = 0 or Vin1 =
Vin2 = 1), the output will follow the inputs (Vout = 0 or Vout = 1). On the contrary, if the inputs
are set to different values, the output sets to logic 0. This is explained by taking Kirchoff’s voltage
law in Fig. 2.22 and consideringR OFF ≫ R ON .
Vout,AND = R

RON
ON +ROFF

Vhigh ≅ 0

(2.34)

The OR gate operates in same way as the AND gate, but the difference is in the polarities
of the memristors. This change causes the high memristance of the memristor connected to lower
voltage, and vice versa. Similarly, the output of the OR gate follows the inputs if they are set to
the same logic value. However, the OR gate produces HIGH output whenever the inputs are set to
different logic.
Vout,OR = R

ROFF
ON +ROFF

Vhigh ≅ Vhigh

(2.35)

The implementation of NAND and NOR gates requires CMOS inverter as shown in Fig.
2.23.
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(a)

(b)

Figure 2.22. Memristor ratioed logic gates, (a) AND gate, (b) OR gate.

(a)

(b)

Figure 2.23. MRL gates with CMOS inverter, (a) NAND gate, (b) NOR gate.
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The CMOS inverter does only provide inversion, but also restores signal when it suffers
from degradation. When cascading MRL, the differential current may cause the smaller current to
drop below the current threshold of the memristive devices and the logic gate switches partially.
This can result in signal degradation and causes the logic to malfunction. In addition, MRL gates
have also been used in the design of XOR gate, D flip flop, and one-bit full adder [124].
Memristor Aided Logic (MAGIC) only requires memristor within the logic gates. The
logical state in a MAGIC gate is represented as a resistance, where the high and low resistances
are considered, respectively, as logic zero and one [125]. It uses separate memristors for the input
and output.
Another approach for logic with memristors is Memristor-Based Material Implication
(IMPLY) Logic. In this approach, the resistances R OFF and R ON are treated as the logical state,
where the high and low resistance are considered as logical zero and one, respectively. Each
memristor acts as an input, output, computational logic element, and latch in different stages of
the computing process [126, 127].
2.5.3

Analog Applications
A further research area of memristive devices is in analog design and application. Joglekar

et al. presented the properties of basic electrical circuits with memristor [101]. They showed the
hysteretic current-voltage characteristics of a single memristor, and also implemented memristor
in series and parallel connections with other passive storage elements (capacitor and inductor).
Furthermore, Joglekar et al. demonstrated that the ideal memristor-capacitor (MC) or memristorinductor (ML) circuit undergoes non-exponential charge (current) decay with two time scales.
There are several research works on memristor-based filters. Memristor-based memristor-
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capacitor low pass and high pass filter circuits are presented in [128]. The resistor is replaced with
a memristor in the circuits. Memristance variation due to frequency, amplitude, and a total
excitation time of voltage across memristor alters the cut-off frequencies of the MC low and high
pass filters. Thus, the proposed memristor-based filters are tuneable filters.
In 2011, three years after HP claimed to have fabricated the first functioning TiO2
memristor, Wey and Jemison [129] proposed a variable gain amplifier (VGA) circuit using
titanium memristors. Memristor is employed in the opamp feedback in order to take advantage of
the circuit’s voltage to current conversion and provide a constant programming current to the
memristor for constant programming voltage, VBias . The VGA provides both amplification and
attenuation with appropriate selection of the feedback memristance.
Mahoto et al [130] proposed memristor-based oscillators by modifying the popularly
known Chua’s oscillator, which exhibit chaotic behaviour. The Chua’s diode in the canonical
Chua’s oscillator is being replaced with a memristor characterised by a monotonic-increasing and
piecewise-linear nonlinearity. Furthermore, they obtained several memristor-based nonlinear
oscillator from Chua’s oscillators. The oscillators show many interesting oscillation properties and
also rich nonlinear dynamics. Similarly, Wang et al. 2015 [131] designed a simple autonomous
and nonautonomous oscillator using memristor. This memristor-based oscillator can generate
periodic, chaotic, and hyperchaotic signals under the periodic excitation and an appropriate set of
circuit parameters. In [132], Shin et al. explore the benefits of memristor in programmable analog
ICs. This field is promising for yielding innovations, and it is getting more attention in recent
times.
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2.5.4

Neuromorphic Application
As shown in Section 2.4, the memristive functions and state equations are identical to the

weight functions of biological synapses. This is because the synaptic weight between two neurons
can be precisely adjusted by the ionic flow through them, and it is widely believed that the
adaptation of synaptic weights enables the biological systems to learn and function. Therefore,
memristors behave similarly to the biological synapses, and are being used to model neurones and
synapses as electronic devices [36, 133]. Memristor-based neural networks are used to imitate
biological neural networks. As a nanoscale device, memristor has been proposed to mimic the
functions of a brain in the near future [25]. The field of memristor-based neuromorphic
applications is a very promising field and has already gained a wide research interest.
2.5.5

System Level Application
Pershin and Di Ventra [134] address the capability of memristors to perform quantum

computation in addition to conventional neuromorphic and digital data processing. Memristors
have also been used for carrying out image processing tasks that benefit from their nonlinearity
and adaptive characteristics [135]. Resistive grid-based architectures are also shown to provide
simple ways to perform many image processing tasks and motion detection, and they are simple
forms of cellular neural networks (CNNs) [136]. Nevertheless, researchers are working towards
developing novel methods and determining appropriate CNN templates to perform detailed
extraction tasks in vision systems such as edge detection [137 - 139], which could benefit greatly
from immense parallelism and computational efficiency.
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2.6

Conclusion
In this chapter, we have thoroughly examined memristor as a nanoscale device from

concepts to theoretical models and applications. We studied the different classes of memristor as
well as the pros and cons of using different materials for the implementation of memristor. As each
material or type of memristor has its own distinctive characteristics, one can analyze and
conveniently select by choice the appropriate memristive device. Six general memristive devices
are surveyed and comprehensively discussed. Although other types of memristive device have
notable advantages over the resistive type, but resistive memristor has been applied more than any
other in different fields of research. In addition, the basic features of memristive device are
carefully studied and its pinched hysteresis current (I)-voltage (V) relationship is a peculiar
property of a memristor. We as well showed that the memristor is capable of behaving as a linear
resistor at high frequencies. The effect of saturation in a memristive device is equally examined.
This work also presents the different models of memristor, which are used to design,
analyse and simulate memristor-based circuits and applications. Finally, the practical applications
of memristor are studied under three domains of potential application: memory (such as RRAM,
FeRAM, MRAM, PCRAM, and CBRAM), analog (filters, oscillators, chaos circuits, amplifiers,
and programmable analog ICs), digital (hybrid CMOS-memristor logic, MAGIC and IMPLY
logic, D flip-flop and full adder), neuromorphic and system level.
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CHAPTER 3
MEMRISTOR-BASED LOOP FILTER DESIGN FOR PHASE-LOCKED
LOOP IN CMOS AND FINFET TECHNOLOGIES
The main goal of this chapter is to propose a memristor-based filter design for phase locked
loop. A loop filter eliminates high frequency components from the phase comparator so that only
the direct current component is provided to the voltage-controlled oscillator. A memristor is
considered a nanoscale device, so it is useful for more applications such as nonvolatile memory
applications, low power and remote sensing applications, cross bar latches as transistor
replacements, and analog computation and circuit applications [140]. The ability of memristor to
maintain a state without requiring external biasing can significantly reduce overall power
consumption, while the deep-nanoscale physical dimensions of the device (minimum reported: 5
× 5 nm) are ideal for its implementation in the field of VLSI (very large-scale integration) [18].
This is much needed for the extension Gordon Moore’s law. Emerging devices, such as memristor,
tend to manifest advanced properties and often exhibit novel characteristics that can be exploited
for enhancing the performance of conventional circuitry (e.g., a loop filter) as well as developing
distinctive designs and applications. In the literature, many memristor-based analog applications
have been presented since the announcement of the Helwett Packard (HP) memristor. Although
there are so many challenges associated with memristor fabrication, the simulation results and
analytical models of memristor-based circuits obtained using memristor models available in
literature can be used to explain how to design memristor-based filters [141].
____________________________________
Sections 3.1 and 3.2 of this chapter were previously published as N. O. Adesina and A. Srivastava, "A 250 MHz-to1.6 GHz Phase Locked Loop Design in Hybrid FinFET-Memristor Technology," 2020 11th IEEE Annual Ubiquitous
Computing, Electronics & Mobile Communication Conference (UEMCON), New York, USA, pp. 0901-0906, 2020.
Reprinted by permission of IEEE.
Section 3.1 of this chapter was previously published as N. O. Adesina and A. Srivastava. “Threshold Inverter
Quantizer Based CMOS Phase Locked Loop with Improved VCO Performance,” IEEE VLSI Circuits and Systems
Lett. 6 (2020): 1-13. Reprinted by permission of IEEE.
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3.1

Memristor-CMOS Phase Locked Loop Design
The building blocks of phase locked loop (PLL), as shown in Fig. 3.1, comprises of a phase

detector, a charge pump/loop filter, voltage-controlled oscillator, and a frequency divider. The
PFD detects the phase difference between the reference clock and the feedback output from the
frequency divider clock and generates switch signal for charge pump (CP). The CP charges and
discharges the capacitors in the loop filter and produces output signal that controls the VCO.
Finally, the divider divides the frequency of the output signal at a pre-defined fraction N and
connects the feedback signal back to the PFD.
3.1.1

Phase Frequency Detector
The Phase-Frequency Detector (PFD) detects any phase difference between the reference

input signal and the feedback signal from the frequency divider. It generates two outputs which
serve as input signals to the charge pump. The UP signal is produced when the reference input is
leading, or the feedback signal is lagging while the DOWN signal is generated when the feedback
signal is leading. A dynamic PFD is chosen and designed in 0.5 µm CMOS process technology. It
uses a smaller number of transistors, capable of functioning effectively at high frequency with
reduced blind-zone and consumes less power when compared with conventional tri-state phase
frequency detector [142].
3.1.2

Charge pump/Loop filter
A charge pump converts the digital outputs from PFD to a DC current, which is employed

to charge and discharge the capacitors of the loop filter. As shown in Fig. 3.2, the loop filter (LF)
is a low pass filter, and the resistor is replaced with memristor to reduce power consumption. The
CP is combined with LF to reduce the disturbances and ripple at the input of voltage-controlled
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Figure 3.1. Block diagram of phase locked loop structure.

Figure 3.2. Charge pump/loop filter.
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oscillator in order to obtain a smoother signal at the output. This control output is used to adjust or
tune the frequency of voltage controlled oscillator. The loop filter open-loop transfer function is
defined in (3.1). C2 is added to reduce cycle to cycle jitter at the output.
F(s) =

Vctrl(s)
Icp (s)

=

1+sRC1
s(C1 +C2 )+s2 RC1 C2

(3.1)

We have shown in Chapter two that memristor functions like a linear resistor at high
frequency, which makes it suitable for the filter circuit in our proposed phase locked loop design.
Memristor, has a nanoscale size, occupies less die area, and consumes less power. So, the existing
analog loop filter circuit topologies with characteristics that depend on resistance can be made with
memristor [143, 144]. Figures 3.3 (a) and (b) presents the layout design and output of PFD and
Charge pump.
3.1.3

Voltage Controlled Oscillator
A Voltage-Controlled Oscillator (VCO) is the most important building block in the phase

locked loop [145]. It generates desired frequency range depending on the input tuning voltage.
Quite often, it determines the overall performance of PLL in terms of phase noise, tuning range
and power consumption. In addition, it dominates almost all spectral purity performance of a
frequency synthesizer. The phase noise of VCO causes reciprocal mixing which leads to
interference and hinders the performance of the entire PLL system. It is, however, desirable to
design a voltage controlled oscillator with reduced phase noise, wide tuning range, high stability,
and low power consumption. As shown in Figure 3.4(a), a three-stage single-ended current starved
voltage-controlled oscillator is used in this work. The output of LC oscillator produces low phase
noise but has some drawbacks such as large consumption of silicon area, limiting self resonance
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(a)

(b)
Figure 3.3. (a) Layout of PFD/CP, (b) Post layout simulation result.
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frequency, and low-quality factor of inductors [146]. Some of the benefits of a single-ended VCO
are larger frequency swing, higher modulation sensitivity and for wide-band operation. In the
current starved VCO configuration of Figure 3.4(a) [91], M2 and M3 form an inverter (delay
stage), M4 and M6 operate as the biasing circuit, current mirror. M5 is controlled by Vctrl, and
limits current flowing into M6. This action is, thus, replicated in other stages of VCO. The
oscillator output is achieved through charging and discharging of equivalent capacitors of each
stage of voltage-controlled oscillator. The oscillation frequency of the current starved VCO is
given as [147].
1

fosc = ηN(t

r +tf )

(3.2)

where N denotes the number of delay stages, 𝜂 is a constant, 𝑡𝑟 and 𝑡𝑓 are rise and fall times, respectively.

3.1.4

Frequency Divider
A frequency divider (FD) circuit returns the feedback signal from the output of VCO back

to the input of phase frequency detector. Its main purpose is to generate a periodic output signal,
which is a fraction of its analog/digital input signal. Although FD takes both analog and digital
input, it works more efficiently and faster with digital input because it does not have to sample the
continuous-time output phase deviation of the VCO. Rather, it only divides or scales the digital
input by a fraction, N. An ideal frequency divider reduces the inherent phase noise of the input
signal by a factor of 20log (N). However, it does not have any influence on VCO contributions to
the phase noise. Therefore, it is worth considering that the noise from VCO be filtered prior to
applying to the input of frequency divider. A CMOS divide-by-four divider circuit [148] is
implemented in this work. The circuit consists of a ring of inverters separated by transmission
gates. This FD topology is more preferred to D flip-flop implementation because it has high speed
of operation and consumes low power. The divider uses an inverter ring approach. The output
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(a)

(b)

(c)
Figure 3.4. (a) Current starved VCO, (b) Layout, (c) Output.
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generated by FD is feedback into the input of phase frequency detector, where an error signal is
produced by comparing the phases of reference and feedback signals [149].
3.1.5 Thermal Analyses
Since the objective of the field of electronics or VLSI design is ultimately to ensure that
electronics are reliable, it is worth thinking about the relationship between temperature and
reliability. Thermal analysis is important in ensuring the accuracy of timing, noise, and reliability
analyses during chip design. In commercial, industrial and military applications, the general
temperature specifications of most integrated circuits range from −55 ◦C to 125 ◦C. This is because
the majority of integrated circuit failure mechanisms occur at these temperatures [150]. The loop
filter resistor contributes to phase noise, which can affect the performance of the PLL. Since the
control voltage, Vctrl, is fixed over wide range of temperatures, the simulation result in Figure 3.5
shows that our design is less temperature dependent and thus highly.
3.1.6 Results and Discussion
We obtained a tuning range of 741 MHz – 1 GHz, a stable output frequency of 994 MHz
from the transfer characteristics of voltage-controlled oscillator (VCO), and an improved settling
time. We also computed the average power and energy consumption of the memristor. The values
obtained satisfy the conditions of an energy efficient device [151]. The average power consumed
by the memristor is 8.65 nW, as compared to 8.637 µW, which is the total estimated power
consumed by the proposed loop filter. The power consumption of the memristor device is very
small, so its impact on the total power consumption in the phase locked loop design is negligible.
Although we employed the memristor only in the loop filter, the memristor is also compatible with
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Figure 3.5. Simulation result of thermal analyses.
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CMOS crossbar architecture, so it can be integrated into other components of the PLL in the future
work.

3.2

Hybrid Memristor-FinFET Phase Locked Loop Design
Because of the advancement in technology and demands for high packing density, high

speed, and low power integrated chips (ICs), it is highly desirable to scale down transistor’s
channel length. This task has proven to be quite challenging in planar CMOS structure owing to
the problem of short channel effects (SCE). When a transistor is properly biased with the
appropriate gate-source voltage (VGS ), the electrons are able to summon the barrier and flow from
the source terminal to the drain terminal. In short channel device, the application of high drain
voltage tends to lower the potential barrier for electrons to flow from the source to the drain. The
Ioff current is increased, which reduces the Ion /Ioff ratio and causes shift in the threshold voltage
(ΔVth ). In addition, the subthreshold slope (SS) is degraded and becomes difficult to switch off the
transistor. This phenomenon is known as drain induced barrier lowering (DIBL). The planar
MOSFETs also suffer from mismatch in Vth as a result of random dopant fluctuations [152].
However, this atomistic effect is less significant in FinFET due to its lightly doped body [153].
Over the years, FinFET technology is replacing the conventional planar structure MOSFETs
because it offers better electrostatic control of the channel and suppressed short channel effects,
higher ION/IOFF ratio, relatively ideal subthreshold slope, low junction capacitances, lower static
leakage current, high switching speed and lower switching voltage e.t.c. Double gate FinFET also
has higher hole mobility than bulk FET. Nevertheless, it has higher parasitic capacitances, which
causes more delay in FinFET-based circuits.
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3.2.1

FinFET
The phase locked loop is designed by integrating 45nm sub-circuit model for double-gate

FinFET [154] with Tanner EDA tool, T-Spice circuit simulator. The model is silicon-on-insulator
(SOI) based whereby the buried oxide on top of the substrate provides good isolation. Although
the FinFET is double gate, we have employed a shorted gate type by connecting the two gates to
the same bias as shown in Fig. 3.6. It is quite difficult to control the Vth externally with this FinFET
configuration, but it occupies less area. The key parameter values for SOI double gate FinFET
predictive technology model (PTM) at 45nm node are shown in Table 3.1.
3.2.2 FinFET-Based PLL
Since the structures of phase frequency detector and charge pump have already been
presented in Section 3.1, we will focus more on the modification to the loop filter. We have
proposed an on-chip loop filter in our design for better integration. Because the loop resistance
and capacitor occupy large silicon area, we replaced them with nano-size memristor and
memcapacitor as shown in Fig. 3.7. This is quite appropriate for the filter design because memristor
and memcapacitor behave as conventional resistor [91] and MIM capacitor, respectively, at higher
frequencies. The simple HP memristor [6] and memcapacitor models [155] are employed.
From Fig. 3.7, it is evident that the emerging nano-dimensional mem-devices are used inplace of space-consuming resistor and capacitors. At low frequencies, both memristor and
memcapacitor behave as switching or non-linear devices. This is due to the fact that the ions have
low mobility and slow inherent motions. For high frequency applications such as PLL, the time is
not sufficient for switching resistance or capacitance states [152]. Therefore, both memristor and
memcapacitor assume single values; Rinit and Cinit , respectively, which are provided in their
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Figure 3.6. Shorted gate n-FinFET.

Table 3.1. 45 nm silicon-on-insulator double gate FinFET device parameter.
Parameter

SOI DG FinFET

Oxide thickness, Tox (nm)

1.5

Body thickness, T𝑠𝑖 (nm)

8.4

Channel doping concentration,
N𝑐ℎ (cm−3 )

2 × 1016

Fin height, Hfin (nm)

45

Threshold voltage, Vth (V)

Vthn = 0.31
|Vthp | = 0.25
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models. The dynamic hazards are reduced since the mem-devices do not have to switch their
internal states occasionally. Based on the filter design, we have chosen the values for R init, C1init
and C2init as 11 kΩ, 39.6 pF and 100 fF, respectively. We have explored memristor and
memcapacitor in our design because of their ultra-low power consumption.
Similar to memristor, the model equation of charge-controlled memcapacitive system is
given as;
v = DM (x, q, t)q

(3.3)

and the state equation is as follows;
d

ẋ = dt x = f(x, q, t)

(3.4)

where DM () and f() are nonlinear functions and they depend on the physical implementation of
memcapacitor [19].
3.2.3 Result and Discussion
The proposed PLL is implemented in 45 nm SOI FinFET technology. As shown in Fig.
3.8, the tuning range is 0.25 - 1.60 GHz with a stable output of 1 GHz. The Figure presents the
variations of output frequency with respect to the control voltage. Initially at the beginning of the
cycle, the voltage controlled oscillator does not oscillate because the control input is less than the
threshold voltages of the FinFETs. Afterwards, it starts to oscillate linearly with voltage and
achieves the highest frequency of operation at maximum tuning voltage. The VCO gain, KVCO, is
estimated as 4.36 GHz/V. Similarly, phase noise is a very important parameter and good metric to
measure the performance of phase locked loop. As discussed in Section 3.1, VCO is the most
important component of PLL, and it contributes majorly to the total phase noise in phase locked
loop. So, evaluating the output noise is desirable in voltage-controlled oscillator design. The other
main source of noise is the reference input, but we have considered a noiseless input in this work.
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Figure 3.7. Circuit diagram of loop filter.
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In Fig. 3.9, there exist two main sources of noise contributions to phase noise: flicker and
thermal. Flicker (1/f) noise occurs predominantly at low frequencies and is a major concern in
analog mixed signal design as the technology scales down. The white noise spectrum or thermal
noise is independent of offset frequency and is dominant at higher frequencies. We obtained an
excellent phase noise performance of -135.2 dBc/Hz at 1 MHz and the VCO power consumption
is 0.41 mW. The total average power consumption by phase locked loop is 2.05 mW. The thermal
analysis of the proposed phase locked loop is also investigated. This is because the electrical
property of devices, such as transistors, depends on and varies with temperature [156]. Unlike
planar MOSFET, temperature increases the speed of FinFET because of the increase in its Ion even
at superthreshold, Vdd. A phenomenon referred to as temperature effect inversion (TEI) [157].
The widely accepted temperature range specification in commercial, industrial, and military
applications is -55˚C to 125˚C. Majority of chip failures occur at these temperatures. In Fig. 3.10,
there is no noticeable variation in the output with respect to temperature until 35˚C. Between 35 80˚C, the control voltage starts to vary, which results in slight variations in the output of voltagecontrolled oscillator. The temperature coefficient of VCO is estimated as 260 ppm/˚C in this
temperature range, so, the VCO operation is less affected. Starting from 80˚C, both control input
and VCO output vary greatly with temperature. This results in a drift of frequency of the voltagecontrolled oscillator, which can cause the VCO to operate out of its linear range and degrades its
performance. The characterization of our proposed phase locked loop is presented in Table 3.2.
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Figure 3.8. VCO tuning characteristics.

Figure 3.9. Free running VCO phase noise.
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Figure 3.10. Temperature analyses of FinFET-based PLL.

Table 3.2. SOI DG FinFET PLL characterizations.
Specifications

Value

SOI DG FinFET Technology
(nm)
Tuning Voltage (V)

45
0 to 1

Center Frequency (GHz)

1

Operating Frequency Range
(GHz)
VCO Phase Noise
(dBc/Hz) @ 1MHz
K VCO (GHz/V)

0.25-1.60
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-135
4.36

3.3

Conclusion

The advantages of combining memristors and CMOS transistors for the design of a phase
locked loop are highlighted in this paper. The use of a nanoscale size memristive device in loop
filter design is explored to reduce power consumption and save area. This chapter also highlights
silicon-on-insulator DG FinFET for phase locked loop design with memristor and memcapacitor
as loop filter parameters. Double gate FinFET has better electrostatics control of channel than
planar CMOS as technology scales down, thus, less leakage current.
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CHAPTER 4
MODELING OF MoS2 TUNNEL FIELD EFFECT TRANSISTOR IN
VERILOG-A FOR VLSI CIRCUIT AND PLL DESIGN
4.1

Introduction
Traditional silicon-based transistor technology, when scaling down, experiences an

excessive power loss, drain-induced barrier lowering (DIBL), and quantum tunneling of carriers.
These limitations are nearly confronted by the application of band to band tunneling mechanism
to ensure sub-threshold swing (SS) below 60mV/decade and two-dimensional materials to
establish better electrostatic control of the channel [158-161]. Despite the fascinating electrical
and thermal properties, graphene is not suitable to fabricate logic operators due to the absence of
bandgap [162]. On the contrary, transition metal di-chalcogenide (TMDC) materials possess a
scalable bandgap that can generate a high on/off ratio and low static power loss in transistor
technology [163, 164]. However, in order to understand the practical application of the transistor,
the model should be simulated in a hardware-compatible language. Spice-compatible commercial
simulators mainly work on library models like EKV3 or BSIM and are not suitable for the compact
modeling of newly designed devices. One way can be Verilog-A coding scheme which has been
the de facto standard and natural language for defining a compact model since 2004 [165, 166]. It
was originally intended for behavioral modeling of both the analog and mixed-signal system
____________________________________
Section 4.3 of this chapter was previously published as N. O. Adesina, M. A. U. Khan and J. Xu, “A Low Power MoS2
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Ultra-Low Power MoS2 Tunnel Field Effect Transistor PLL Design for IoT Applications," 2021 IEEE International IOT,
Electronics and Mechatronics Conference (IEMTRONICS), Toronto, Canada, pp. 1-6, 2021. Reprinted by permission of
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design and allowed writing the mathematical expressions that describe the physics of any compact
model. It is simpler, shorter, and much more convenient than Fortran or C languages, as it
automatically generates the simulator interface and the derivatives within the coding scheme. In
addition, it does not involve any numerical algorithm and data structure. Spectre works as an
electrical simulator in the software package that has been linked to Cadence with the help of a
programming interface called compiled model interface. The design of a ring oscillator using
compact a model nowadays gain popularity due to its advantages in analog circuits such as, highfrequency oscillation with low voltage and offers a wide tuning range with fixed or variable
frequency [167]. Moreover, the number of inverter stages in the ring oscillator can be varied to
overcome the effects of parasitic capacitances and on-state resistance of the transistor.
Nevertheless, to maintain the oscillation, inverters should be uniform to produce input-output
signal matching and unit voltage gain.
Several TFET compact models have been reported so far using Verilog-A coding. Biswas et al.
utilized a compact model of silicon-based TFET to design a ring oscillator, but it showed low
operating frequency [168]. Liu et al. presented III-V semiconductor-based TFET using lookup
table approach in Verilog-A which is not suitable for electronic design automation (EDA) [169].
Fahad et al. designed an inverter using a graphene-based TFET model that offers a low on/off
current ratio and eventually high static power [170].
In this work, utilizing a compact model of TFET with MoS2 channel region, we design a
ring oscillator, capable of producing high-frequency oscillation with low power consumption. The
underlying reason for this performance is the low SS and high on/off current ratio of the TFET and
eventually the fast switching characteristics of the inverter. Moreover, the compatibility of the
transistor model in digital circuit is verified by designing a half-adder circuit. We hope that this
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Figure 4.1. Schematic diagram and the corresponding band diagrams of (a) n-type TFET, (b) ptype TFET at both off (lines) and on (dotted) state. Arrow direction indicates the direction of
carrier flow.
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paper will provide a guideline to design low power electronic circuit components using the newly
designed transistor model. The paper starts with a short description of Verilog-A implementation
of our transistor model with its I-V characteristics. The figure of merits of the inverter, obtained
from both n and p-type TFET are discussed. Moreover, the output characteristics of the half adder
and ring oscillator are presented.

4.2

Verilog-A Design of TFET
The model consists of the Landauer formula that includes tunneling probability, mode, and

energy levels at three different regions of the transistor. For details about the modeling, the reader
can go through [158]. Fig. 4.1(a) and Fig. 4.1(b) represent n-type and p-type heterostructure TFETs
with their corresponding band structures at applied bias. Both the gate to source voltage (VGS) and
drain to source voltage (VDS) were maintained at the positive and negative voltage for n-type and
p-type, respectively. Our model has a channel length and width of 20 nm and 5 nm whereas both
the source and the drain length are maintained at 10 nm. Germanium (Ge) and silicon (Si) are used
as the source and drain material whereas monolayer MoS2 (thickness ~ 0.65 nm) is the channel
material. HfO2 is used as the oxide layer due to its high k dielectric constant with a thickness of 2
nm. We have considered the bandgap of Ge, Si, and MoS2 as 0.66 eV, 1.1 eV, and 1.8 eV,
respectively. The tunneling mechanism in the transistor depends on the band alignment of the
source and channel region. For tunneling to happen, the channel conduction (valence) band of ntype TFET (p-type TFET) should be below (top) of the source valence (conduction) band as shown
in the band diagrams of Fig.4.1(a) and 4.1(b). At sufficient drain to source bias, an electrochemical
potential develops in both types of TFETs; the carriers start to flow when the tunneling window
opens due to the application of gate voltage. The steps of Verilog-A modeling with the Cadence/
Spectre simulator are presented in the flow chart of Fig. 4.2.
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Mathematical modeling

Heterostructure TFET

Schematic design in Cadence

Verilog A coding

Simulation and parameter extraction

Figure 4.2. Flow chart representing the compact model simulation of MoS2 based TFET in
Cadence/Spectre.
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The relationship of IDS and VGS with VDS ranging from 0.1V to 0.5 V for n-type TFET and -0.5V
to -0.1 V for p-type TFET are shown in Fig. 4.3(a) and 4.3(b). For the TFET simulation, the gate
voltage is varied between 0V to 1V for n-type and 0V to -1V for p-type. The graphs show good
variation in its output characteristics for different values of the drain to source voltage. Fig. 4.3(c)
represents the logarithmic plot of IDS vs VGS characteristics for n-type TFET at VDS=0.5V to
indicate the SS, which is 10mV/decade according to our calculations. The on and off currents are
9.2110-5 A and 1.7410-12 A, which makes the on/off current ratio of 5.27107. The above output
characteristics verify that the compact model can suitably be applied to address the high-power
consumption problems of both the analog and digital circuits.

4.3

MoS2 TFET Inverter Design and Performance Evaluation
Unlike graphene, the high ION /IOFF current ratio, responsible for the fast switching of the

transistor, has made MoS2 a good candidate for the circuit design in VLSI. The power and delay
of the digital circuits are strongly dependent on the nature of the dielectric oxide layer and its
thickness. The inverter is considered one of the fundamental circuits in the digital system. It
consists of a complementary structure of both n and p-type transistors and serves as a building
block for the ring oscillator. As shown in Fig. 4.4(a), a schematic of an inverter that has been
designed with our compact model and simulated using Cadence/Spectre. Although the inverter can
operate at 0.5 V, the output is generated at 1V to avoid slight distortion because of associated
parasitic capacitances. Moreover, there are challenges associated with designing and fabricating
high-performance MoS2 PFETs [171]. Here, we have compensated for the limitations of hole
injection at the S/D contacts by increasing the width of the p-type transistor. This is to improve its
ION current and ensures that both the transistors switch relatively at the same time. The inverter
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Figure 4.3. Linearize plot of IDS vs VGS for, (a) n-type TFET, (b) p-type TFET, (c) Logarithmic
plot of IDS vs VGS for VDS=0.5V showing the sub-threshold region of n-type TFET.
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delay is measured from the input-output switching characteristics of an inverter at a 90% point.
We obtained ~145 ps delay for our inverter as shown in Fig. 4.4(b), which is much smaller than
the earlier work reported in ref. [172]. The slope of DC input-output characteristics of the inverter,
shown in Fig. 4.4(c), indicates its performance and determines the critical point for a range of
application. The output characteristics obtained from the inverter are shown in Fig. 4.4(d), which
is simulated with a 0.2 GHz input signal and by considering the rise and fall time of 1fs. The plot
of total power dissipation against supply voltage is shown in Fig. 4.4(e). The power is simulated
with a 30 fF load connected to the inverter output. The selection of load capacitance can be adjusted
based on the drive current of the transistor that can be varied by changing transistor’s channel
width. It is evident from the graph that the total power is increasing with the supply voltage and
ranges from 27.2 W at 1V to 67.4 W at 1.5V. This is also evident from the relation:
PTotal =Istat  VDD +α  f  VDD 2  CL

(4.1)

where, Istat is the static current; f, α, and CL are the frequency, activity constant, and load
capacitance, respectively.
Similarly, the inverter’s delay reduces with the increase of supply voltage (Fig. 4.4(f)).
Unlike power consumption, the highest delay is obtained at the lowest supply voltage which is
207.9 pS at 1V. This shows that there is a trade-off between power consumption and speed in
inverter design which is commonly defined by the term “power delay product (PDP)”. This is an
important figure-of-merit for the inverter characterization that has been plotted in Fig. 4.4(g). This
parameter also indicates the design of an inverter based on its application in the VLSI circuit. At
the lowest supply voltage consideration i.e., 1V, PDP rating is 6.024 femtojoule, which implies
that our MoS2 TFET model consumes low energy while performing high data transmission. In
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addition, Fig. 4.4(h) depicts the upward trend of the delay with the increase of load capacitance,
as it takes more time to charge the larger capacitor.
4.3.1 Half Adder
Half adder is one of the simplest and functional digital circuits to perform the addition of
numbers. In this work, we have designed MoS2 TFET XOR and AND gates for the two inputs (A
and B) to generate sum and carry output signals, respectively. In Fig. 4.5, the simulated sum and
carry obtained from the inputs are shown following the Boolean expression and truth table
presented in Table 4.1.
Sum=A⊕B and Carry=AB
4.3.2 MoS2 TFET Ring Oscillator
The ring oscillator consists of a cascade structure of odd number of inverters. Usually, it
does not require any input signal, because the output of the last inverter is fed back to the input of
the first inverter, as shown in Fig. 4.6. The oscillator is the most important building block of a
phase-locked loop or frequency synthesizer [173–175]. There are different types of oscillators with
their own merits and demerits [176]. The ring oscillator is favored over the LC oscillator because
of its wide tuning range, reduced die area, and low power consumption. It is also suitable for data
clock recovery circuits. However, it suffers from high phase noise and low Q-factor, which
deteriorates its performance in RF applications. The output of our designed oscillator is shown in
Fig. 4.7, and the frequency of oscillation can be calculated from the relation
1

fosc = 2N(t +t )
r

(4.2)

f
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Figure 4.4. Inverter circuit with TFET, its output characteristics with red (input) and green (output)
line, and the performance parameters against the supply voltage and load capacitance. (a) Inverter
circuit, (b) The measurement of inverter delay, (c) Voltage transfer characteristics of the inverter, (d)
Output characteristic of the inverter, (e) Total power of the inverter, (f) The delay changes with the
supply voltage, at a load capacitance of 30 fF, (g) Power delay product in the scale of femtojoule w.r.t
supply voltages, (h) The delay changes with the increase of load capacitance.
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Table 4.1. Truth table for half adder circuit
A

B

Sum

Carry

0

0

0

0

0

1

1

0

1

0

1

0

1

1

0

1

Figure 4.5. Sum and carry output characteristics
obtained from the input (A & B) of the Half adder
circuit.
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Figure 4.6. Diagram of three stage MoS2 TFET ring oscillator.

Figure 4.7. Ring oscillator output.
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Table 4.2. Performance comparisons of ring oscillator

Parameter

This
work
MoS2
TFET

CMOS
[177]

CMOS
[178]

CMOS
[179]

GFET
[180]

FINFET
[181]

Technology (nm)

20

180

180

65

180

45

Power supply (V)

1

1.8

1.8

1.2

1

1

Power Consumption
(mW)

0.083

1.16

0.27

-

9.98

2.05

Frequency (GHz)

31.6

2.05

1

25.6

24.12

1.60

Phase noise at 1
MHz (dBc/Hz)

-122.5

-92.89

-94

-95.2

-104.1

-135.2

Figure 4.8. Simulated phase noise.
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where N, t r , and t f are the number of delay stages, rise, and fall times, respectively. The operating
frequency of the designed three stages MoS2-based ring oscillator is equal to 31.6 GHz, and the
power consumption is 0.083 mW. Thus, our proposed ring oscillator is suitable for high-frequency
digital application with minimum power consumption. The comparison among the parameters of
different types of ring oscillators is presented in Table 4.2.
Phase noise is another important performance indicator of the ring oscillator. Excessive phase
noise can cause jitter and frequency instability in PLL if not properly managed. Hence, it is
desirable to design a low phase noise oscillator for phase-locked loop applications. In Fig. 4.8, the
measured phase noise is -122.5 dBc/Hz at 1 MHz offset frequency and -126 dBc/Hz at 10 MHz
offset frequency. This shows an improvement in phase noise performance when compared to the
work in [91, 177].
To further characterize our TFET model, we find (4.2) very useful to find the process time
1

constant or intrinsic delay (τ). tpavg = 2Nf

osc

is the average propagation delay of the oscillator, which

is defined by the relation
tpavg =d.τ

(4.3)

d=(g×h)+p

(4.4)

where g, h, and p are the logical effort, electrical effort, and parasitic delay, respectively. By
considering that the p-type transistor is twice larger than the n-type transistor, the normalized values
of g, h, and p (considering the Elmore delay model of the inverter [182]) is 1 for an inverter circuit.
So, the value of d is estimated as 2 using (4.3). Since we have already determined the center
frequency of the oscillator, therefore tpavg =5.27 ps. Now, from (4.4), the time constant is calculated
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as 2.64 ps. By employing fan-out of 4 (FO4) delay metric, the FO4 time [183] for TFET technology
is 5τ =13.2 ps.
4.3.3 Full Adder
Full adder consists of three one-bit binary inputs (a, b, Cin), two one-bit binary outputs i.e.,
sum (S) and carry (Cout). The expression to generate the sum and carry of a full adder circuit
following truth table are presented (4.5a) & (4.5b).
S=abʹCinʹ+aʹbCinʹ+abCin+aʹbʹCin
Cout=ab+bCin+aCin

(4.5a)
(4.5b)

In a typical full adder circuit, a pass transistor (PT) is used where NMOS and PMOS work
in complementary mode and act as a switch. Transmission gate (TG) technology does the same
thing by connecting both the MOS transistors in a parallel manner that consumes less power than
the conventional full adder circuit. TG operates on the principle of selective blocking and passing
a signal between inputs and output circuits. In particular, NMOS transmit logic zero while PMOS
is responsible for passing logic one. Fig. 4.9(a) describes a schematic diagram of TG where
positive control (E=1) turns on both the MOS transistors (E=0, for PMOS in this case) and passes
the signal without degradation. Here, the current flow starts due to the voltage difference between
gate terminal (E) and source (input, A). Negative control voltage forces both the transistors to turn
off. The difference between PT and TG is that the former technology operates two transistors
(NMOS & PMOS) separately while the latter works with both the transistor at the same time.
Figure 4.9(b) represents the generic test bench used for the simulation and analysis of full
adder in different transistor technologies. The inputs are buffered to generate real and practical
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Figure 4.9. (a) Schematic of transmission gate, (b) Simulation test bench of the full adder circuit,
(c) Sum and carry output characteristics obtained from the input (A, B, & Cin ) of the Full adder
circuit.
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waveforms while the 30 fF capacitor serves as the load to the output. The output characteristics
obtained from our designed TG-based full adders circuit simulation are shown in Fig. 4.9(c) which
also agrees with its truth table. In order to compare the performance of full adders with other
technologies, the transmission gate full adders are also designed in 22 nm high performance and
low power CMOS and 20 nm FinFET nodes using the predictive technology models (PTM) from
Arizona State University [154]. The performances of the four full adders are evaluated in terms of
worst-case delay, total power consumption, and energy-delay product (EDP) for a range of
nominal supply voltages of 1 V to 1.5 V as shown in Table 4.3. From Table 4.3, for both the supply
voltage (1V & 1.5V), MoS2 TFET shows the lowest static and dynamic power consumption.
For each of inputs A, B, and Cin, the delay is measured from 50% of its voltage swing to
50% of the Sum and Cout outputs. Subsequently, the maximum value is taken as the worst-case
delay, which is used to compute EDP. The procedure for the delay measurement is summarized in
(4.6).
tpd(sum) =Max(tA(Sum) , tB(Sum) , tCin (Sum) )
{ tpd(Cout) =Max(tA(Cout) , tB(Cout) , tCin (Cout) )
tpd(Full adder) =Max(tpd(Sum) , tpd(Cout) )

(4.6)

With their average power consumption already presented in Table 4.3, the EDP for each of highperformance CMOS, low power CMOS, FinFET, and MoS2 TFET full adders is given as
EDP=Power×t2pd

(4.7)

For a reasonable comparison of full adder circuits, we normalize the latency of each adder
to the FO4 time of each technology [184, 185] and the normalized EDP is presented in Fig. 4.10. It
is evident from the graph that our designed TFET shows the lowest EDP in comparison to other
technologies.
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Table 4.3. Delay, power, and energy-delay product comparisons of full adders
Supply
Voltage
(V)
1

1.5

Transistor
technology

Delay
(ps)

HP CMOS
LP CMOS
FinFET
MoS2 TFET
HP CMOS
LP CMOS
FinFET
MoS2 TFET

20.20
47.18
46.4
26.2
10.1
16.94
14.2
12.76

Power Consumption (µW)
Dynami
Static
Total
c
84.43
130.06 214.49
18.51
33.35
51.86
15.8
31.67
47.5
0.001
30.17
30.17
282.09
383.54 665.63
83.09
105.88 188.97
64.62
92.5
157.12
0.0012
64.5
64.5

EDP
(10−26)
Js
8.75
11.54
10.21
2.07
6.79
5.42
3.17
1.05

Figure 4.10. The relationship of normalized EDP vs supply voltage.
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4.3.4 Two-stage single-ended operational amplifier
An operational amplifier (OPA) is ubiquitous in analog circuits, so; it is considered as the nucleus
of most analog mixed-signal IC design. The majority of applications use two-stage amplifiers
because of its simplicity and optimum choice. Some of the areas of application include buffer, filter,
integrator, etc. A typical two-stage operational amplifier comprises of different stages or building
blocks namely: differential pair, gain stage, and buffer. Since the op-amp in this work is designed
to drive a small capacitance, the output buffer is not required [186]. As shown in Fig. 4.11, we will
only examine the two-stage op-amp based on differential pair and gain stages. The circuit consists
of transistors T1 – T4 for differential stage, T5 and T8 are in current mirror configuration that bias
the differential stage through the tail current. Transistors T6 and T7 represent the gain stage, CC and
CL are compensating and load capacitances, respectively. The aspect ratios (W⁄L) of all transistors
are provided in Table 4.4. For robust design and considering stability condition CC > ( 2.2⁄10)CL ,
the values of CC and CL are chosen as 0.5 pF and 0.1 pF, respectively.
Using Cadence/Spectre, the basic characteristics of op-amp such as gain, phase margin,
unity gain and -3 dB frequencies, common-mode rejection ratio (CMRR), power supply rejection
ratio (PSRR) etc., are simulated. From Fig. 4.12 (a), the open-loop gain of 𝑴𝒐𝑺𝟐 TFET op-amp is
estimated as 16.27 dB, the -3 dB (cut-off) frequency is approximately 30.2 MHz. The unity gain
frequency is 20.32 MHz, and we obtained a gain-bandwidth product of 0.13 GHz. For stability of
operational amplifier, the phase margin needs to be more than 45˚. The estimated gain margin and
phase margin for the op-amp in this paper are 8.01 dB and 67.61˚, respectively, which shows that
it has low overshoot and is more stable. As shown in Fig. 4.12(b), the CMRR obtained 83.2 dB;
thus, the amplifier can easily reject common-mode signals or interference. The average power
consumption is calculated as 35.96 µW and the slew rate is 6.81 V/µs. Subsequently, 0.5 mV p-p
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Figure. 4.11. Two-stage operational amplifier.
Table 4.4. W/L parameter for 20 nm length MoS2 transistor
Transistors

Aspect Ratio
(W⁄L)

T1, T2, T3, and T4

13.3

T5

39.9

T6 and T7

4.7

T8

39.9

Table 4.5. The parameters chosen for Op-amp
Parameters

values

Vdd

1

Vss

-1

I𝑏𝑖𝑎𝑠

20 µA

CL

0.1 pF

CC

0.5 pF
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(a)

(b)
Figure. 4.12. MoS2 TFET op-amp, (a) Frequency response, (b) CMRR plot, (c) PSSR plot, (d)
voltage transfer characteristics.
(fig. contd.)
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(c)

(d)
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Table 4.6. Performance comparisons of Op-amp

Parameters

This work

[187]

[188]

[189]

Technology

MoS2 TFET

CMOS

CMOS

CMOS

Gain @ DC (dB)

16.27

84

25.91

83.1

Unity gain
frequency (MHz)
Phase margin
(Degree)
Power
Consumption (µW)
Voltage supply (V)

130

4.95

53.21

5.44

67.6

64.5

96.5

65

35.96

291

102.75

394

±1
6.81

±2.5
5.5

±1.2
21.44

±2.5
5

Slew rate (V/µs)
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sinewave is connected in series with 𝑽𝒅𝒅 to measure the power supply rejection ratio. As shown
in Fig. 4.12(c), the DC value of PSSR equals 37.5 dB and reduces at high frequency. Similarly,
the DC characteristics of an op-amp is shown in Fig. 4.12(d). Table 4.5 summarizes the parameters
chosen for the OPA design, and Table 4.6 compares the characteristics of the amplifier with its
contemporaries in CMOS technologies.

4.4

Ultra-Low Power 𝐌𝐨𝐒𝟐 Tunnel Field Effect Transistor PLL Design for IoT
Applications
It is already established that tunneling field effect transistor (TFET) is a good choice for

designing low power circuits. This is because of its ability to operate with low supply voltage (sub0.5 V), which drastically reduces the static power consumption. The miniaturization of MOS
transistor has reached the limit where we experience short channel effect (SCE), such as drain
induced barrier lowering. In this case, the OFF-state current (Ioff ) increases as a result of lowered
potential barrier for electrons from source to drain. This makes short channel MOSFET unsuitable
for digital logic applications because of its low Ion /Ioff ratio. The maximum sub-threshold slope
(SS) achievable by a typical MOS transistor is 60 mV/decade at room temperature. Tunneling
field-effect transistor has shown much better performance in terms of SS, leakage current, power
consumption etc. Applying an appropriate bias voltage to the gate-source region of TFET causes
the valence band to align with the conduction band and injecting the charge carriers. Similarly,
under reverse bias, the two bands are misaligned and there is no injection of carriers. This effect
is referred to as band-to-band tunneling [8, 190 - 191]. Unlike thermionic-based MOSFET, the
principle of operation of TFET is less dependent on temperature. Thus, process, voltage, and
temperature (PVT) variations are not serious concerns in TFET-based circuits. Although the
dynamic power decreases linearly in CMOS technology, the static power continues to increase
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because the threshold voltage cannot be scaled proportionally with the supply voltage. This causes
the leakage current to increase, which consequently increases the leakage power. In order to
achieve ultra-low power or energy-efficient design in analog, digital or mixed-signal circuits, it is
desirable to employ a transistor with different mechanisms of injecting charge carriers other than
thermionic or temperature-dependent. Some other benefit of TFET is good compatibility CMOS
transistor and can also be integrated with the current FinFET device. Nevertheless, it does not
show a better performance than CMOS when operated beyond a certain voltage. So, it cannot
completely replace CMOS transistor in high performance applications [192]. In addition, it does
not have a symmetrical structure like MOSFET because the source and drain are made of and
doped with different materials.
There are various choices of material that are suitable for TFET design. Some of the factors
considered are low band gap and low effective mass that aids the tunneling probabilities of
electrons and holes carriers. It ensures that TFET produces high IDS even at low voltage supply.
Graphene is a promising candidate, and it satisfies most of the requirements in material choice
selection. It is regarded as zero band-gap material because there’s no band gap between conduction
and valence bands. At Dirac’s point, graphene is considered massless because its effective mass is
zero. However, studies have shown that transistor made of graphene, in its pristine form, has high
IOFF current. One of the ways to overcome this challenge is by creating nanoribbon with the
graphene, which eventually opens up the band gap and lowers Ioff current. The graphene
nanoribbon (GNR) TFET provides the required Ion /Ioff ratio for digital applications [3]. Transition
metal dichalcogenide (TMDC) are 2-D materials that have also been employed in the fabrication
of TFET. Unlike graphene, TMDCs have infinite band gaps, which usually ranges from 1 to 2 eV.
Although transistor made of TMDCs has a low Ion current when compared with graphene-based
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transistor, it has better Ion /Ioff ratio because of its low OFF-state leakage current. This makes it
more suitable for logic design. Phase-locked loop operates based on feedback control mechanism
whereby the external reference is expected to track the feedback signal from frequency divider. It
has various applications such as data clock recovery, frequency synthesizer etc. PLL also has been
widely used in the field of power electronics and communication. In this work, we have designed
a novel low power phase-locked loop with tunneling field-effect transistor. Its performances in
terms of tuning range, center frequency, power consumption, and phase noise are also presented
and compared with related work in other transistor technologies.
4.4.1 TFET-Based Phase Locked Loop Design
Phase locked loop consists of different building blocks that are used to generate a stable output
frequency, which is a multiple of the input reference. The usual components of PLL are voltage
controlled oscillator (VCO), phase frequency detector (PFD), charge pump, loop filter (LF), and
frequency divider. PFD produces an error signal from the differential phase and frequency of both
input reference and feedback signals. Depending on which of the two signals is leading, the
frequency of VCO is increased or decreased by the error signal. The loop capacitors are charged
and discharged through charge pump output current. The loop passive filter is responsible for
eliminating high-frequency components and reference spurs. LF also determines the bandwidth
and stability of phase locked loop. It generates the control voltage, which alters the output of
voltage-controlled oscillator. The frequency divider takes in the output of VCO, samples it, and
convert it to a fractional output, which is fed back to PFD. The phase detector we used in this work
has quite similar structure with the conventional tri-state PFD. It employs two D flip flops, but
without NAND gate. The reset path is modified to reduce dead zone and power consumption.
Figures 4.13(a) and 4.13(b), respectively, show the structure and output of PFD when the reference
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and feedback signals are in phase. It is shown in Fig. 4.13(b) that the UP and DN outputs have low
glitches, which makes it more energy efficient and useful for IoT devices (e.g. IoT sensor nodes).
The charge pump (CP) takes the two outputs (UP and DN signals) from PFD and convert to charge
pump current that charges and discharges the capacitors of the loop filter. LF is a second order low
pass filter, and it controls the dynamics and transient response of PLL. The CP/LF configuration
in ref. [164] provides the needed control signal, Vctrl , for voltage controlled oscillator. More so,
the loop filter prevents instability of the loop in lock condition from slight variations in the input.
This is achieved by blocking higher order harmonics from PFD. The transfer function of LPF is
given as:
F(s) =

Vctrl(s)
Icp (s)

=

1+sRC1

(4.8)

s(C1 +C2 )+s2 RC1 C2

where R, C1 , C2 are the loop filter resistance and capacitors, respectively.
The current starved voltage-controlled oscillator (CSVCO) is preferred to LC VCO
because of its wide tuning range, low cost, small silicon area, and low power consumption.
However, LC voltage controlled oscillator can achieve a better phase noise than CSVCO through
high Q inductor. Furthermore, it is widely used in high frequency applications such as RF. The
control voltage from CP/LF provides bias current for each inverter stage, which charges their load
capacitances. The biasing transistors control the amount of current flowing through the inverter.
The charging time of the capacitance varies depending on the amount of current., which then
results in changes in frequency of the oscillator. The oscillation frequency is expressed as:
fosc = NC

ID

(4.9)

L VDD

where ID is drain current, VDD is the supply voltage, N is the number of delay stage, and CL is the
cumulative capacitance of the delay stages.
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It is evident that ultra-low power design is mainly achieved by keeping ID low and
maintaining the desired oscillation. This is one of the major reasons we have employed TFET in
our design because it can easily be operated with low VDD . So, the downward scaling of bias current
does not affect the oscillation frequency. Power analysis is a very important aspect of analog or
digital circuits, and it can be categorized into two; static and dynamic. Although there is also short
circuit power, which occurs whenever the pull-up and pull-down transistors are both conducting.
It is considered infinitesimally small, so it is ignored in this study. The dynamic power reduces
greatly by scaling down VDD , minimizing the parasitic capacitance of the transistor, or decreasing
frequency. Since we want the PLL to be suitable for high frequency applications, we have
employed the model because of its inherent low capacitance. This reduces the delay and invariably
increases its speed of operation. TFET has also solved the problem of high leakage current in
CMOS device, thus, the static power is drastically reduced.
4.4.2 Results and Discussions
The power of current starved voltage controlled oscillator is estimated as 1.91 µW at
oscillation frequency of 2 GHz, which is quite low when compared to the oscillator in ref. [91].
This implies that the TFET-based VCO has a wide tuning range of 82.8% and the estimated phase
noise is -117.3 dBc/Hz measured at 1 MHz offset frequency. We equally performed temperature
analysis between -55 ˚C to 125 ˚C. The results show that the output of voltage controlled oscillator
does not vary with temperature and there is no degradation in its performance. The final block of
PLL is frequency divider, and it is implemented with D flip flop divide by two circuit.
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(a)

(b)

Figure 4.13. (a) PFD, (b) UP and DOWN outputs.
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(a)

(b)
Figure 4.14. (a) Three-stage current starved VCO, (b) Transient response of oscillator, (c) Open
loop phase noise, (d) Tuning characteristics.
(fig. contd.)
105

(c)

(d)
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The VCO performance comparison is presented in Table 1. The designed oscillator
operates between from 500 MHz to 2.9 GHz with a tuning range higher than the ring oscillators
presented in [193]. Furthermore, our designed oscillator consumes ultra-low power of 0.0019 mW,
which is much smaller than the power consumed by CMOS, FINFET, and graphene nanoribbon
(GNR) TFET-based oscillators as shown in the Table 4.7.

4.5

Conclusion
We have implemented compact models of n- and p-type TFET in Verilog-A and

Cadence/Spectre simulator. TFET has advantage in low power application because of its low
subthreshold swing, which is estimated as 10 mV/decade in our case. The I-V characteristics of
both TFETs are also presented and we have characterized our designed inverter from a number of
consideration (power, delay, DC input/output, PDP) as it is considered the most integral part of
the VLSI circuit. In addition, the transistors are employed in low power operational amplifier
design. The results show that the op-amp has a DC gain of 16.27 dB, cut-off frequency of 30.2
MHz, the gain-bandwidth product and phase margin are 0.13 GHz and 67.6˚, respectively.
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Table 4.7. Performance comparisons of VCO

Parameter

This
work

Technology (nm)

20

Power supply (V)

0.5

Power consumption
(mW)
Frequency (GHz)
Phase noise at 1 MHz
(dBc/Hz)
Tuning range (%)

CMOS
[193]

CMOS
[178]

CMOS
[194]

FINFET
[181]

90

180

180

45

1.2

1.8

1.8

1

0.0019

7.3

0.27

7.49

2.05

0.5 - 2.9

3.5 – 7.1

0.35 - 1.1

1 – 3.9

0.25 –
1.60

-117.3

-105

-94

-80.17

-135.2

82.8

72

76.5

74.4

81.2
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CHAPTER 5
GRAPHENE AND ITS INTEGRATION WITH SEMICONDUCTOR
ELECTRONICS
5.1

Introduction
Carbon is one of the most abundantly found elements in the earth’s crust [195]. It also is

known that carbon can exist in nature basically in two forms: crystalline and amorphous. Carbon
is one of the tetravalent elements in the periodic table. It belongs to the family of semiconductors,
which have their conductivities in between that of a conductor and an insulator. It has four
outermost electrons, so it usually participates in a covalent bonding. One of the crystalline
allotropes of carbon is graphite. Graphite is considered as a stacked-layer structure with its atoms
arranged in a hexagonal structure. The layers of graphite are bonded with a weaker van der Waal’s
forces which then allow free movement of electrons. Unlike diamond, which is bonded by very
strong covalent bonds, graphite is a good conductor of heat and electricity. One of the most uses
of graphite is lead in pencil or as a lubricant. Figure 5.1 shows crystal structures of different
allotropes of carbon [196]. Graphene is a monolayer of carbon atoms packed into a dense
hexagonal honeycomb crystal structure as shown in Fig. 5.1(a) –(d) that can be further separated
and viewed as a single atomic plane extracted from graphite or as an unrolled single-wall carbon
nanotube or as a giant flat fullerene molecule or buckyball. Single layer of graphite or graphene
was initially presumed not to exist in free stable form until 2004 when Novoselov et al. [197],
through experiments, first isolated single layer graphene by micromechanical cleavage technique
____________________________________
Section 5.10 of this chapter was previously published as N. O. Adesina, M. A. Ullah Khan and A. Srivastava, "High
Q-Factor Graphene-Based Inductor CMOS LC Voltage Controlled Oscillator for PLL Applications," 2021 IEEE
Canadian Conference on Electrical and Computer Engineering (CCECE), Ontario, Canada, pp. 1-7, 2021. Reprinted
by permission of IEEE.
Sections 5.1 to 5.9 of this chapter were previously published as A. Srivastava and N. O. Adesina, “Graphene –
Technology and Integration with Semiconductor Electronics,” Book Chapter-1 in Properties and Functionalization
of Graphene: A Computational Chemistry Approach, D. Tandabany and Hagelberg B. Frank (Editors), Elsevier,
2021. Reprinted by permission of Elsevier.
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peeling off repeatedly from graphite crystal with the use of adhesive scotch tape, and reported their
seminal work on the field effect study of graphene, as atomically thin carbon film. They were able
to isolate graphene with no heteroatomic contamination using a simple ‘Scotch Tape Method’
[198]. This discovery has engendered a lot of interests in graphene research and revolutionized
electronics.
Graphene is a single atom-thick sheet of hexagonally arranged carbon atoms which uses
one s-orbital and two of its p-orbitals to form bond formation (sp2 hybridization). It has a lateral
dimension which may vary from several nanometers to microscale. Monolayer (single layer) is the
purest form known and is useful for high frequency electronics [199]. Although it can exist as two
layers (bi-layer) and three layers (tri-layer), graphene exhibits different properties with varying
number of layers. Graphene is a wonder material with many superlatives to its name. It is the
thinnest known material in the universe and the strongest ever measured [200]. From 2004,
research on graphene accelerated exponentially considering graphene as an exciting condensed
matter physics problem. Novoselov et al. [201] found that the electron transport in graphene is
governed by relativistic Dirac equation where the charge carriers resemble Dirac fermions,
relativistic particles with zero rest mass (massless particle) with an effective speed in the range of
light [195]. Katsnelson et al. [202] reported that, by using electrostatic barriers in a single and a
bi-layer graphene, the massless Dirac fermions in graphene demonstrates Klein tunneling which
is the unhindered penetration of relativistic particles through a wide potential barrier. The
quantized quantum Hall conductance, which is generally observed at low temperature and strong
magnetic field, was also observed in graphene at room temperature [203]. Moreover, Bolotin et al.
[204] found that the low temperature carrier mobility is three times that of the best semiconductor.
Its charge carriers exhibit giant intrinsic mobility, have zero effective mass, and can travel for
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Figure 5.1. Different allotropes of carbon in different dimensions, (a) two-dimensional (2D)
atomically thick graphene, (b) three-dimensional (3D) graphite, (c) one dimensional (1D) carbon
nanotube and (d) zero-dimensional (0D) fullerene. “Reproduced with permission from [196]”.
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micrometers without scattering at room temperature [200]. Thermal conductivity of graphene is
also reported to be at least twice as large as that of copper for similar geometry [205]. The electron
mobility in suspended graphene is found as 200,000 cm2/V-s which is 143 times greater than that
of Si (1400 cm2/V-s at 300 K) [206, 207]. Therefore, graphene has very high electrical conductivity
when compared with any semiconductor material.
Prior to 2004, precisely between late 1970s to early 1990s, major attention was focused to
fullerenes (buckyballs) and carbon nanotubes which were discovered in 1985 [208] and 1991
[209], respectively. However, some key features of currently known graphene were reported
during that period. Semenoff [210] found in 1984 that the wave functions of graphene are similar
to the solutions of relativistic Dirac equation. In 1987, Mouras et al. [211] coined the term
“graphene” for single crystalline 2D carbon allotrope, before which graphene was commonly
termed as “thin graphite lamellae”. Surprisingly, even before the experimental observation of two
different types of edge states, zigzag and armchair in graphene nanoribbon [196], a nanometer
dimensional form of infinite graphene sheet, Nakada et al. [212] in 1996 extensively and accurately
predicted their edge states with corresponding energy band structure.

5.2

Band Structure
Graphene is a two-dimensional (2D) material made of carbon atoms in a honeycomb-like

hexagonal lattice, as shown inside Fig. 5.2(a). In 1947, Wallace also considered graphene as a
single graphite layer in order to estimate its band structure [213]. The carbon atoms form strong σ
covalent bonds by three in-plane sp2 hybridized orbitals, whereas the fourth bond is a π bond in zdirection [214]. The electron in this bond can move freely in the delocalized π-electronic system
referred as the π-band and π*-bands [215]. Based on the hexagonal lattice structure of graphene,
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we obtain a primitive unit cell which is formed from two interpenetrating triangular lattices. The
two-dimensional direct lattice vectors can be written as follows,

a1 =

(

a
3, 3
2

)

, a2 =

(

a
3, − 3
2

)

(5.1)

where a = 1.42 Å is the carbon-carbon distance commonly referred to as lattice parameter. Since
electronic transport can be two-dimensional in a graphene lattice, the dispersion relation for
graphene also has two dimensions as shown in Fig. 5.2(b). The reciprocal lattice vectors can be
obtained as follows:

b1 =

2
1, 3
3a

(

)

, b2 =

2
1, − 3
3a

(

)

(5.2)

Owing to honey-comb lattice structure, there are two sets of three cone-like points K and
K ′ on the edge of the Brillouin zone, which leads to valley degeneracy of gv = 2. These are named
Dirac points, where the conduction and valence bands meet each other in momentum space [214]
as follows:

 2 2 
2
2
K = ,
,−
)
, K' = (

3a 3 3a
 3a 3 3a 

(5.3)

Theoretically, the conduction π*-band is fully filled while the valence π-band is completely
empty. This causes the Fermi energy located at the Dirac point and results in semi-metallic
behavior for graphene. In graphene, the conduction band touches the valence band with no energy
band gap in between. Graphene, being semi-metallic, is universally called zero-band gap material.
The behavior of charge carriers near Dirac points resembles the Dirac spectrum for massless
fermions [216] and can be described by the linear dispersion relation,

( )

E k  =  F k 

(5.4)
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Figure 5.2. (a) Hexagonal lattice structure of graphene consisting of two atoms A and B in a unit
cell. a1 and a2 show direction of the lattice vectors in the primitive unit cell and (b) reciprocal
lattice vectors b1 and b2 in the first Brillouin zone [216].
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where k  is the momentum near the Dirac point,

is reduced Plank constant and  F is the Fermi

velocity. The term ħ𝜈𝐹 represents the gradient of dispersion. The linear dispersion relation is
contrary to most of materials as the solution of Schrodinger equation has second order in space
and first order in time, leading to quadratic dispersion. Charge carriers near Dirac points behave
like relativistic particles ideally transporting with Fermi velocity, which is theoretically 1⁄300 of
the speed of light [217]. Thus, the Hamiltonian for electrons near Dirac Points in graphene can be
calculated by Dirac equation with zero mass [24] as follows,

 0
H = vF 
 k x + ik y

k x − ik y 
 = vF  .k
0 

(5.5)

where  = ( x ,  y ) is the 2D vector of the Pauli matrices and k is the momentum of the quasiparticles in graphene. The term “graphene pseudospin” originated when the massless chiral Dirac
equation was applied by Semenoff [210] in order to explain the low-energy band structure of
graphene.
Assuming the first nearest neighbor interaction, the close form of dispersion relation near Dirac
points can be obtained [217] as follows,

E (k ) = t 1 + 4 cos

ka
ka
3k x a
cos y + 4 cos 2 y
2
2
2

(5.6)

Here, t is nearest-neighbor hopping energy (hopping between different sublattices). The
plus and minus signs correspond to conduction and valence bands, respectively. It can be inferred
from equation (2.6) that the spectrum is symmetric around zero energy where both the conduction
and valence bands touch each other.
The full band structure of graphene first Brillouin zone shown in Fig. 5.3 [219]. It can be seen that
the energy dispersion around the band edges of graphene is linear. The plots also depict electron
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energy dispersion for π and π⋆-bands in the first Brillouin zone as contour plots at equidistant
energies and as pseudo-3D representations for the 2D structures. Furthermore, the linear dispersion
relation established that the conduction and the valence bands touch each other at the charge
neutrality point known as the Dirac point [220] as shown by the arrow in Fig. 5.3. The Dirac points
are located at the symmetric K and K΄ points which have been plotted in Wolfram computational
dynamic player tool. This shows that the band gap in graphene to be zero or specifically graphene
is referred as a zero bandgap semiconductor or a semimetal.
The density of state per unit cell of graphene can be approximated by the linear dispersion relation
near the Dirac point as follows,

D(E) =

gv g s E
2 ( vF )2

(5.7)

where gV = 2 is the valley degeneracy, g S = 2 is the valley degeneracy corresponding to the K
and K  points and F = 3ta / 2

is Fermi velocity. The Fermi velocity can be as high as

3 106 m / s in suspended graphene [221] while it can be as low as 0.85 106 m / s when electronelectron interactions are weak [222]. One of the ways to alter Fermi velocity is by changing the
dielectric constant of the embedding environment. This is because the self-generating energy of
the electron varies inversely with dielectric screening [223, 224].

5.3

Carrier Density
The carrier density of 2D electron gas sheet in graphene can be calculated from
[225],


n = D ( E ) f ( E )dE

(5.8)

0
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Figure 5.3. Dispersion relation of graphene first Brillouin zone shown in reciprocal lattice space
(k-space) with both x and y axis normalized with π/a. K and K΄ are the symmetric points [220].
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where f ( E ) = (1 + exp[( E − E f ) / kBT ])−1 is the Fermi-Dirac distribution function and 𝐷(𝐸) is the
density of states in equation (2.8), 𝑘𝐵 𝑇 is the thermal energy and E f is the average Fermi level.
The dominant carrier contribution in graphene carrier density induced by the gate voltage VG is as
follows,

n G = p − n = − CG (VG − VDirac ) / q

(5.9)

where nG is the induced carrier in graphene due to the gate voltage, CG is the effective gate
capacitance per unit area and q is the electron charge. Since the gate induced carriers are negligible
near Dirac point and the carrier density is determined by the electron and hole puddles carriers
(n*), the formula connecting the thermally generated carriers (nth) and the carrier density in
graphene at Dirac point, nDirac , is derived as follows,
n Dirac  [( n* / 2 ) + n 2th ]1/2
2

(5.10)

Similarly, the thermally generated carriers in 2D graphene is given as [225],
nth =

  k BT 

2

(5.11)



6  vF 

where k B is Boltzmann constant and T is absolute temperature on graphene. By assuming that the
spatial electrostatic potential is a periodic step function with equal size and amplitude   , the
residual charge puddle density n* in graphene [226] is modeled as given in equation (2.12),




−



n =  D ( E +  ) f ( E )dE + D( E − ) f ( E )dE
*

(5.12)

By averaging the   regions in the limit of  / k BT  1 , the equation can be simplified
to n*  2 /  2F2 [227]. Scanning Tunneling Microscopy [228] has been used to measure Δ for
some materials. In case of graphene on SiO2,   59 meV , so the charge puddle density is
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calculated as n*  2.6 1011 cm−2 at Dirac voltage of 3.66 V. Therefore, the total concentration of
the electron and hole can be calculated as follows [228],

1
2
n, p  [ ng + ng2 + 4nDirac
]
2

(5.13)

where upper and lower signs correspond to the electron and hole carriers. Due to thermally
generated carriers, the plot of carrier density versus gate voltage near Dirac points changes to
nonlinear and its range increases with temperature. Hence, the electron and hole puddles become
less important ( k BT   ). The carrier density increases and mobility decreases with the
temperature due to scattering mechanisms, which lead to the decrease in temperature dependence
of conductivity (  ( EF ) = en( EF )  ( EF ) ) near Dirac point [228].

5.4

Conductivity
The experimental characteristic of graphene sheet shows a great deviation from ideal

theoretical graphene because of many sources of disorders such as lattice imperfections [229],
impurities [230], anharmonic effects, and phonons [231]. These defects can manipulate the carrier
transport in graphene by increasing the scattering, such that the carrier mobility is reduced by two
orders of magnitude from ~1,000, 000 cm2/Vs [232, 233] to ~10,000 cm2/Vs [196]. The transport
regime is determined based on the comparison between the graphene length L and the carrier mean
free path [234], which scales the strength of scattering mechanisms. In ballistic transport,
Landauer formalism describes the transport since the mean free path is larger than the graphene
length [235]. In this regime, the carrier is free of scattering and can travel at Fermi velocity ( F ) .
The conductivity can then be calculated as [217],

 bal =

L 4e 2 
Tn
W h n =1
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(5.14)

In equation (2.14), the summation is taken over all available longitudinal transport modes
and Tn is the transmission probability of mode n. In a diffusive transport, the conductivity can be
described as a random walk in two-dimensions provided the graphene length is considered larger
than the mean free path of carriers [225]. The carriers undergo elastic and inelastic collisions
(scattering) and causes transport incoherence. The majority of literature discussed short-range
scattering (defects, adsorbates), long range scattering (Coulomb scattering by charged impurities),
and electron-phonon scattering. This is because of their far-reaching effects when compared with
other types of scattering. The semi-classical Boltzmann transport theory treats the scattering
mechanisms using their scattering time τ to calculate the conductivity as follows [236],

 sc =

e2
f
D (ò ) vk2  (ò )(− )dò

2
ò

(5.15)

where vk  and f are carrier velocity and Fermi distribution function, respectively. At low
temperature, the equation can be approximated as follows,

 sc =

e 2 vF2
D ( E F ) ( E F )
2

(5.16)

where D( EF ) is the density of states and  ( EF ) is the scattering relaxation time at Fermi energy.
By substituting equation (5.7) and Fermi energy with reference to K point as

EF  vF kF  vF  n into equation (5.16), the conductivity can also be expressed in terms of
carrier density as follows,

 sc (n) =

e2vF 

n



120

(5.17)

5.5

Ambipolar Field Effect
By applying gate voltage (VG) to intrinsic graphene, we can induce a surface charge density

and accordingly tune the overall Fermi level [225]. Increasing (decreasing) the gate voltage
increases the electron (hole) carriers and correspondingly shifts the Fermi energy toward the
conduction (valence) band as shown in Fig. 5.4(a) [237]. The graphene is in electron and hole
regimes far from Dirac point. Carrier mobilities can be extracted from Drude model

 ( EF ) = en( EF )  ( EF ) , where μ is the mobility and n is the carrier conductivity [197, 238]. Figure
5.4(b) shows the calculated carrier density as a function of gate voltage, which clearly illustrates
the fact that charge density is well controlled by the gate away from the Dirac point.
Since graphene is a semiconductor with no band gap, the gate voltage can tune the charge
carriers continuously between electrons and holes. Thus, the conductivity of graphene is due to
either the electron transport for VG > VDirac or hole transport regime for VG < VDirac. In other word,
the graphene exhibits ambipolar electric field effect when crossing the Dirac point. The graphene
conductivity increases linearly by increasing |VG | away from Dirac voltage [201]. Graphene
demonstrates anomalous non-zero minimum conductivity even when its carrier density vanishes
at the Dirac point [239] due to the presence of inevitable disorders in graphene flakes [240, 241].
The residual conductivity can be diminished for improved samples moving closer to the quantumlimited unit 4e 2 / h , which is an intrinsic property of 2D Dirac fermions [237].

5.6

Contact Resistance
In graphene transistors, contact resistance limits the performance as the graphene

conductivity is much higher than in silicon MOSFET and thereby lower contact resistance is
required for realization of viable graphene material. For MOSFET, the contact resistance needs to
contribute less than 10 percent of on-state resistance VDD/ION [242]. For a junction, the screening
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Figure 5.4. Ambipolar electric ﬁeld eﬀect in graphene (a) Changes in the position of the Fermi
level 𝐸𝑓 as a function of gate voltage [238] and (b) Calculated charge density vs. gate voltage at
300 K and 500 K [228]. “Reproduced with permission from [228] with the permission of AIP
Publishing”.
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length is given by,
−1 = 4 N ( E f )

(5.18)

where N ( E f ) is the density of states at Fermi level. In a metal–metal junction, there is an abrupt
change in the vacuum level without potential barrier at interface and thereby  is very small.
Because graphene is a two-dimensional material and has a low density of states, the Fermi level
and screening length can be significantly changed by a small charge transfer, resulting in Fermilevel pinning and/or the dipole formation at the interface [243]. It can lead to the formation of p-n
junction for positive gate voltages, resulting in asymmetric transfer characteristics of graphene
field-effect transistors [244]. The built-in potential barrier at the metal-graphene contact is
presented by the photocurrent distribution [245]. According to [246], the current crowding at the
contact interface depends on the type of metal and contact length. Because the gate voltage can
tune the DOS of graphene at the interface with contacts, the contact resistance has gate voltage
dependence as well, such that it has been measured 300-500 Ωµm for Ti contacts at a charge
density of 3  1012 cm −2 [247]. The charge transfer of carriers from nickel contact to graphene is
large due to the large work function difference between graphene and Ni, which leads to a contact
resistivity range of 400-2000 Ωµm. It has been shown that the contact resistance can reduce to 100
Ωµm because nickel contact can make strong chemical bonds with zigzag-terminated graphene
[248]. In addition, Grassi et al. [249] observed negative differential resistance due to the effect of
contact-induced energy broadening and Dirac point in the source and drain regions [225].

5.7

Quantum Capacitance
In low-dimensional devices such as graphene, the quantum capacitance is an important

quantity in their operations. It describes the response of the channel charge to the movement of the
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conduction and valence bands due to gate electrostatic potential. In a graphene sheet with a channel
electrostatic potential VS and the total charge density Q, the quantum capacitance is defined as
CQ = dQ dVS . Assuming a uniform channel potential, the quantum capacitance for 2D graphene can

be obtained by [225],

CQ =

qV
2q 2 kT
ln[2(1 + cosh ch )]
2
 ( F )
KT

(5.19)

Xu et al. [250] have shown that equation (5.19) has excellent agreement with experimental
results at large channel potential while the quantum capacitance deviate from theory and has a
finite value due to residual carrier near Dirac point [251]. In general, the quantum capacitance of
a clean channel at finite temperature is a function of its density of states (DOS), D(E) and can be
determined using equation (5.20) [252].
+
 f ( E − E f ) 
CQ = q 2  D( E )  −
 dE

E


−

5.8

(5.20)

Scattering Mechanism

5.8.1 Long and Short- Range Scattering
The phonon scattering is negligible at low temperatures and the mobility determines mostly
by the dominant scattering mechanism of long-range scattering (Coulomb scattering) and shortrange scattering [225]. Lattice imperfections, edge roughness and point defects are intrinsic
sources of short-range scattering in graphene sheets. The Coulomb scattering is mostly because of
trapped charges in the graphene-substrate interface [253]. These impurities cause long-range
variations of the electrostatic potential, which are screened by the carrier transport in graphene
sheet, leading to degradation of the mobility, shift of Dirac point, and increase in the minimum
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conductivity plateau width. A small carrier density, corresponding to small gate voltage, can
contribute to long-range scattering mechanism while the short range scattering can be dominating
in much higher carrier densities, leading to sub-linear and eventually a constant conductivity [254].
By applying a semiclassical theory to randomly distributed charged impurities with density 𝑛𝑖 ,
Adam et. al [226] predicted that charged-impurity scattering is proportional to

√𝑛
. The conductivity
𝑛𝑖

at high carrier density (𝑛 ≫ 𝑛𝑖 ) is given by [217]:
σi =

Ce2 𝑛
h 𝑛𝑖

(5.21)

where C is a dimensionless parameter related to the scattering strength.
The short-range scattering is usually associated with vacancies in graphene flakes, which
can produce mid-gap states in graphene [255]. The vacancies can be modeled as a deep circular
potential well of radius R and the implications of this strong disorder is given in equation (5.22).
σd =

2e2 𝑛
πh 𝑛𝑑

ln2 (√𝜋𝑛R)

(5.22)

where 𝑛𝑑 is the defect density.
We can conclude from equation (5.22) that the conductivity is roughly linear in n.
Furthermore, the scattering time of short-range mechanism can be calculated [227, 253] and is
proportional to 1/ n , which leads to inverse proportionality of mobility to the carrier density.
Chen et al. [256] deposited controlled potassium dopants on a clean graphene surface for the
charged impurity and showed that the long-range Coulomb scattering is responsible for the linear
dependence of conductivity on carrier density. Bolotin et al. [207] verified the importance of longrange Coulomb scattering by removing the impurity of the suspended graphene by current-induced
heating which resulted in significant improvement of carrier mobility.
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5.8.2

Phonon Scattering
Unlike long and short-range scattering, phonons are considered as intrinsic scattering

source because they limit the mobility at ﬁnite temperature even when there is no extrinsic
scattering. This occurs as a result of electron-phonon scattering due to lattice vibration and
dominate the extrinsic scattering mechanisms at finite temperature, thereby, limit the carrier
mobility in graphene. The acoustic and optical phonon scatterings can induce electronic transitions
within a single valley (intra-valley) or between different valleys (inter-valley). In intra-valley
transitions, the low energy phonons contribute to elastic process of acoustic phonon scatterings
while high energy and low momentum phonons contribute to optical phonon scatterings. In intervalley transitions, both the energy and momentum of acoustic or optical phonons are high, which
can be a dominant scattering process at high temperatures [236]. In general, the dominant
scattering mechanisms are changed by increasing temperature to acoustic phonons scattering and
eventually optical phonons scattering at higher temperatures.
The acoustic phonons can contribute in quasi-elastic scattering since their energies are usually
much less than the Fermi energy of electrons in graphene [231]. The resistivity of graphene that is
limited by the acoustic phonon can be investigated by defining two transport regimes based on the
characteristic temperature of Bloch-Grü neisen [257] TBG as follows,

kBTBG = 2kF v ph

(5.23)

where kB is the Boltzman constant, 𝑘𝐹 is the Fermi wave vector with reference to K points in
BZ, and v ph is sound velocity, which is 20 km / s for acoustic phonons in graphene [258]. The
Bloch-Grü neisen temperature can be calculated as 54 n K with density measured in units of

n = 1012 cm −2 [231, 259]. In Bloch-Grü neisen regime (T  TBG ) , phonons reduces
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exponentially with decreasing temperature and carrier density dependence of resistivity are

BG  T 4 and BG  n−3 2 while at temperature higher than TBG, the resistivity of graphene is
linear in temperature (  BG  T ) and independent of carrier density. In this regime, the low-field
mobility of acoustic phonons is given by [259].

ac =

em vF2 v 2ph

 kB

1
D nT

(5.24)

2
ac

where m = 7.66 10−11 kg / cm−2 is graphene mass density and Dac is a deformation potential,
which has been reported between 10 and 30 eV in earlier.
The optical phonons have relatively lower contribution on the low-field mobility since the
acoustic phonons and impurity scatterings are dominant scattering mechanisms in graphene. The
effects of intrinsic optical phonons are mostly due to inelastic scatterings in high-field and/or at
high temperature, which is important in determining the velocity saturation in graphene [259]. The
low field mobility limited by intrinsic optical phonons in graphene can be obtained by [260],

op =

e m vF2 op
2 D

2
op

1
nN op

(5.25)

where Dop is the mode-specific optical deformation potential of graphene, op is the optical phonon
frequency and Nop is the phonon occupation. The strongest intrinsic electron-phonon coupling in
graphene is because of the zone-edge transverse optical mode, which has the energy around

op  160 meV and deformation potential Dop = 25.6 eV / A [260].
5.8.3

Surface Polar Phonons
Surface polar phonons (SPP) is another source of inelastic scatterings in graphene, which

is the coupling of electrons in graphene to thermally excited SPP phonons on the substrate [228].
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The SPP effect in graphene FET is much more important than in a conventional MOSFET because
of its extremely low vertical dimension. Consequently, SPP phonons can induce higher electric
field on the nearby sheet to manipulate the electron transport in graphene [261]. The strength of
the dielectric polarization field, which depends on phonon frequencies ( so,v ) and dielectric
constants in the substrate and gate materials, is given by the Frö hlich coupling [262] as follows,
Fv 2 =

ħ⍵so,v
2π

1

[ε +ε
ᶿ

env

−ε

1
0 +εenv

(5.26)

]

where so,v is surface phonon energy, εᶿ and  0 are the dielectric constants of polar substrate
in high and low frequencies, and  env is environment screening above the polar dielectric. The low
field mobility of graphene limited by SPP phonons can be calculated by [259].


−1
spp =  

v ,n 
where k 0 

( 2ω

SO,v

 vF evF exp(k0 z0 ) 

v e2 Fv2 N spp ,v n 

/ vF ) + αn
2

−1

(5.27)

. The parameters   10.5 and   0.153 10−4 eV are fitting

parameters, NSPP,v is SPP phonons occupation number, and z0 is the van der Waal distance
between the polar substrate and graphene sheet. The coupling of carriers in graphene to SPP
phonons on SiO2 substrate is much stronger than the intrinsic acoustic phonons of graphene since
the van der Waal distance of the substrate is small z0  3.5o A [227].

5.9

Synthesis of Graphene and Fabrication Technology
Since performance of graphene is largely dependent on the contamination and structural

defects from processing or the transfer process, so appropriate growth methods should be chosen
based on device quality, scale, processing, and architecture [263]. There is also a great desire to
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synthesizing graphene samples with high carrier mobility and low density of defects. Figure 5.5
summarizes some of the methods used for graphene synthesis and deposition of graphene.
5.9.1 Mechanical Exfoliation
Mechanical exfoliation is one of the popular methods of graphene synthesis, which uses
highly oriented pyrolytic graphite (HOPG) crystal as precursor. This was developed by Novoselov
et al. [197] whereby they subjected HOPG dry etching (oxygen plasma etching) to create mesas
which are later pressed into a layer of photoresist. The HOPG on baked photoresist was cleaved
and the flakes of graphite were peeled from mesas using adhesive tape method. Subsequently, the
graphite flakes were treated with acetone and collected over Si/SiO2 substrate. In 2009, Geim et al
[200] employed scotch tape method to generate ﬂakes up to 1 mm in length, which have excellent
quality and well suited for fundamental research. However, the process is limited to small sizes
and cannot be scaled for industrial production [217]. In general, large-area graphene fabrication
using mechanical cleaving is a serious challenge which limits the feasibility of this process for
industrialization. Furthermore, graphene synthesized with mechanical exfoliation cannot be
produced with high accuracy and repeatability. In 2014, Zheng et al. [264] addressed the problems
associated with by exfoliating graphene from HOPG utilizing a sharp single-crystal diamond
wedge. This method has a big limitation because shear stress creates defects that eventually distorts
reliable placement of the graphene flakes after exfoliation.
5.9.2 Chemical Exfoliation
This involves using liquid exfoliation of graphite to produce graphene. Hernandez et al.
[265] reported the exfoliation of pure graphite in N-methyl-pyrrolidone by a simple sonication
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Figure 5.5. Synthesis methods for graphene.
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process. They achieved this by sonicating powdered graphite in a range of solvents using a lowpower sonic bath. The reported exfoliated graphene films showed high-quality synthesis with a
yield of ~1%.
A research group led by Coleman [266] extended the work but focused on solvents known
to exfoliate nanotubes such as N-methyl-pyrrolidone (NMP) and dimethylformamide (DMF). The
undispersed material was removed by centrifugation and the measured disperse concentration
reached maximum at tensions close to 40 mJ/m2 . For better understanding, he calculated the
enthalpy of mixing (ΔHMix ) for graphene flakes dispersed and exfoliated in solvents as follows,
𝛥𝐻𝑀𝑖𝑥
𝑉

≈𝑇

2
𝑁𝑆

2

(√𝐸𝑆,𝑆 − √𝐸𝑆,𝐺 ) ø𝐺

(5.28)

where 𝑇𝑁𝑆 is the nanosheet thickness, ø𝐺 is the dispersed graphene volume fraction, 𝐸𝑆,𝑆 and 𝐸𝑆,𝐺
are the solvent and graphene surface energy, respectively. Although it is clear that single layer and
few layers of graphene are obtained from graphite exfoliated in solvents to give monolayer and
few layers graphene, it is not yet clear whether the graphene is pristine.
5.9.3 Chemical Synthesis
Direct graphene synthesis using electrochemical methods was reported by Liu et al. [267].
In a typical electrochemical functionalization of graphite, 10 mL of 1-octyl-3-methyl-imidazolium
hexafluorophosphate and 10 L of water served as the electrolytes with two graphite electrodes. A
static potential of 15V was applied for 6 hours to the set-up in Fig. 5.6 and resulted in the formation
of a black precipitate of graphene nanosheets (GNS) at room temperature. The formation of GNS
was investigated using Raman Spectroscopy, which is one of the key analytical techniques used in
characterization. The Raman spectra of natural graphite and graphene nanosheet is presented in
Fig. 5.7. The peak at 1353 cm-1 indicates vibrations of carbon atoms with dangling bonds in-plane
terminations of disordered graphite, while the peak at 1593 cm-1 corresponds to a mode of graphite
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(a)

(b)

Figure 5.6. (a) Experimental set-up diagram and (b) exfoliation of the graphite anode [267].

Figure 5.7. Raman Spectra (solid scan, excitation wavelength 514.5 nm) [267].
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with vibrations of sp2-bonded carbon atoms in 2D honeycomb structure such as in graphite layer.
The method is environment friendly and leads to the production of a colloidal suspension of
imidazolium ion–functionalized graphene sheets by direct electrochemical treatment of graphite.
5.9.4 Pyrolysis
The laboratory reagents ethanol and sodium are reacted in ratio of 1:1 to give an
intermediate product, which is then pyrolyzed to yield a fussed array of graphene sheets.
Mohammad et al., [268] have demonstrated that single-layer graphene can be synthesized by lowtemperature flash pyrolysis of a solvothermal product of sodium and ethanol, followed by gentle
sonication of the nanoporous carbon product. The graphene sheets produced herein were
characterized by a number of physical methods that clearly demonstrate the nanostructured form
of the carbon product. Representative TEM was used to take measurements and the crystallinity
of the sheets was determined with selected area electron diffraction (SAED). This yielded
graphene sheets with dimensions of up to 10 µm.
5.9.5 Graphene Oxide (GO)
The historical background of graphene goes back to Brodie [269] in 1859 who discovered
the lamellar structure of thermally reduced graphene oxide (GO), a multilayer carbon oxide
material often used as an analogy to graphene. Kohlschutter and Haenni [270] in 1919 studied the
properties of graphene oxide papers, a composite material with graphene skeleton. Three decades
later, Reuss and Vogt [271] in 1948 reported the first transmission emission microscopy of few
layers graphite dry residue which is structurally a multi-layer graphene. This remained the best
observation of graphene for several decades. The theoretical groundwork of graphene also goes
back to Wallace [213] who in 1947 first described the zone structure, number of free electrons and
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conductivity of a single hexagonal layer of graphite. Zhu et al. [218] showed the formation of
graphene oxide nanoplatelets from sonicated graphene oxide. Afterwards, a reducing agent was
used to remove oxygen. The alternative method developed has to do with GO being produced as a
precursor for graphene synthesis. It was then sonicated in water and spin coated to form a singleor double-layer graphene oxide.
5.10

Graphene-Based Inductor Design for Voltage Controlled Oscillator
There is a high demand for low phase noise and wide band LC voltage-controlled oscillator

because it dominates the spectral purity performance of a frequency synthesizer. The main goals
of VCO design are wide tuning range, low phase noise, and minimum power consumption. Some
of these problems of VCO have been solved with different approaches. A well-known transformerbased voltage-controlled oscillator was designed and fabricated in 0.13 µm CMOS process [272].
The phase noise performance is limited by low Q of the transformer. In [4], a filtering technique
is employed to reduce the phase noise performance of the voltage-controlled oscillator. This
approach also depends on good choices of inductor and varactor, which is quite difficult to achieve
with copper inductors. Similarly, a multiple-gate transistor and capacitor have been used to provide
negative resistance in order to mitigate the parasitic resistance in the LC tank. However, the design
suffers from a wide tuning range [273]. A standalone threshold inverter quantizer was proposed
by Adesina et al. to improve the phase noise performance of phase locked loop [178]. In this work,
we present a 2 GHz high quality factor graphene-based inductor LC VCO designed in TSMC 0.18
µm n-well CMOS process. Since Q-factor varies inversely with the phase noise, the VCO is able
to achieve excellent phase noise performance and figure of merit.
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5.10.1 On-Chip Graphene Inductor Design and Modelling
There are different geometries of inductors that have been used in the design of LC voltagecontrolled oscillator. We employ a spiral type inductor in this article because of its simplicity, easy
fabrication, and dominance in RF applications. Since the inductor is made of graphene conductive
material, the self-inductance (Lself ) is given as [274];
2.l

Lself = 2. l {ln (w+t) + 0.5 +

w+t
3.l

}

(5.29)

where l, w, and t are length, width, and thickness of inductor, respectively.
The inductor is designed, simulated, and extracted using Sonnet. We have chosen GaAs as
the substrate material and graphene as the metal type. The via is Gold metal, which is used for
connecting graphene layers at levels 0 and 1 as shown in Fig. 5.8. The inductor design is optimized,
and the dimensions used are outer diameter (dout ) = 210 µm, width (W) = 10 µm, thickness (t) =
2 µm, Interwinding space (S) = 3.2 µm, number of turns (N) = 4, substrate thickness (t GaAs ) =
300µm, and oxide thickness (t sio2 ) = 4 nm. In our design, we employed the modified π model
for on-chip inductor to analyze the performance of graphene inductor [275]. The quality factor and
self or series frequency-dependent inductance are extracted using (5.30) and (5.31), respectively.
Q=
L=

|imag(Y11 )|

(5.30)

real(Y11 )
1
)
Y11

imag(

(5.31)

2πf

The analysis on the designed inductor is performed between 1 – 20 GHz and the plots of
the extracted inductance and quality factor are shown in Fig. 5.9(a). Although we have designed 4
nH inductor for the 2 GHz LC VCO, the extracted inductance is 3.99 nH with high-quality factor.
We neglected the parasitic effects of metal pads when extracting the S-parameters of graphene
inductor. Considering the experimental fabrication of graphene inductor and equivalent circuit
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(a)

(b)

Figure 5.8. Designed graphene inductor (a) Top view and (b) 3-D view.
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models developed in [196], the inductor consists of some parasitic capacitances such as contact
capacitance (Cc ), inter-turn capacitance of graphene coil (Cs ), and coupling capacitance (Ccou). All
these contribute to the reduction in quality factor of the inductor as frequency increases. The
performance of the graphene inductor can even deteriorate more if we consider the capacitance
between the substrate and inductor. As shown in Figs. 5.9(b) and 5.9(c), our designed inductor
shows typical inductive behavior up to the self-resonant frequency (SRF), after which it can no
longer function as an inductor. Beyond the SRF, the parasitic capacitances dominate, and the
resulting reactance is negative.
The skin depth effect occurs in conductors whereby more AC current tends to flow at the
surface than greater depths at high frequency. This phenomenon also occurs in graphene, singlewalled CNT, and multi-walled CNT, but at a lesser degree and impact when compared with copper.
Sakar et al. [275] described skin effect (SE) as one of the intricate processes that occur in graphene
at high frequencies. In their conclusions, the width of inductors plays a major role because it
increases with the skin effect. The current densities of the designed inductor measured in A⁄m2 at
1 GHz and 20 GHz are also shown in Figs. 5.9(d) & (e), respectively. Current flows uniformly at
low frequency and the current crowding effect is more pronounced at high frequency as presented
in Fig. 5.9(e).
5.10.2

LC Voltage Controlled Oscillator
The LC voltage-controlled oscillator consists basically of three parts; LC tank, cross-

coupled configuration differential pair, and the bias circuit that provides the tail current. One of
the major losses in the VCO is associated with LC tank, so the design objective is to appropriately
size the transistors to overcome the losses. The cross-coupled CMOS transistors offer negative
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(a)

(b)
Figure 5.9. Graphene spiral inductor, (a) Inductance and quality factor, (b) Smith chart, (c)
Resonance plot, (d) Current density at 1 GHz, (e) Current density at 20 GHz.
(fig. contd.)
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(d)
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resistance to offset the recurring positive resistance in the tank. The inductor and capacitor
contribute resistances, R L and R C , respectively, and there is also frequency-dependent shunt
resistance, R p . The complementary LC voltage-controlled oscillator is shown in Fig. 5.10. We
have employed a symmetrical structure to improve the phase noise performance and maximize the
voltage swing. The input resistances of both PMOS and NMOS cross-coupled pair (R ip and R 𝑖𝑛 )
can be expressed in terms of the total transconductance as given in equation (5.32).
Gm =

Rin +Rip
Rin .Rip

(5.32)

and the resonance frequency of LC tank is;
f0 = 1⁄
2π√LC

(5.33)

The NMOS varactor in Fig. 5.10 is designed with the gate forming one terminal and drain,
source, body tied together to form the other. MOS varactor is preferred over diode varactor because
of its reduced losses, high Q-factor, and wide tuning range. It is designed to have a minimum
capacitance of 400 fF and maximum 2.4 pF, which makes the LC voltage-controlled oscillator to
operate between 1.62 to 3.93 GHz. For 3 GHz oscillation and capacitor’s value of 0.75 pF, the
inductor is calculated as 4 nH using equation (5.33). Although the actual inductance is slightly
less, but we have chosen 4 nH for our 2 GHz LC VCO design because of associated parasitics.
Tuning range and linearity are very important design parameters of VCO, which are usually limited
by parasitic capacitances. As shown in [178], a high linearity is desirable to achieve constant VCO
gain (K VCO ). The gain, being the slope under the frequency-voltage (f-V) curve, is expressed in
Hz/V. The phase locked loop is more stable with a constant K VCO because it reduces noise and
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Figure 5.10. CMOS LC voltage-controlled oscillator.
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spurious power. The PLL loop phase margin and settling time do not change with a tuning voltage
when the loop gain is constant. Similarly, a wide linear tuning range ensures that the saturation
point is far from center tuning voltage; thereby, aids in tuning of the VCO with maximum
resolution. Our design is implemented in Cadence/Spectre, and we obtained a center frequency of
2 GHz with good linearity. As shown in Fig. 5.11(a), it has a wide tuning range from 1.6 to 3.9
GHz. The simulation results are in good agreements with the calculated values.
Phase noise is another important parameter in VCO design, and we have modelled it using
Leeson’s equation [276]
1

FkT

L(Δf) = (8Q2) (P

out

f

) (Δf0 )

2

(5.34)

where Q is the quality factor of the tank circuit, F is the noise factor, k is the Boltzmann’s
constant, Pout , T, f0 , and Δf are the output power, temperature, frequency of oscillation, and offset,
respectively. From equation (5.30), we have already shown that the quality factor of graphene
inductor is higher than a copper inductor because it has less contact resistance. Invariably, the
phase noise of graphene inductor is smaller using (5.34). The PMOS cross-coupled pair in LC
VCO contributes less flicker noise, so it also improves the phase noise performance. In Fig.
5.11(b), the phase noise of the VCO is -124.8 dBc/Hz at 1 MHz offset frequency from the carrier.
The high quality factor of graphene inductor contributes immensely to low phase noise in the VCO
design. Table 5.1 presents the comparisons of the performance of our designed LC voltagecontrolled oscillator with the earlier. The proposed layout design of LC VCO is shown in Fig.
5.12. The topmost metal layers (metal 3 and metal 2) are used for the inductor layout in order to
reduce parasitics. We evaluate the performance of the designed LC voltage-controlled oscillator
using (5.35). The figure of merit obtained is 206.4 dBc/Hz.
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(a)

(b)

Figure 5.11. Voltage controlled oscillator (a) Transfer characteristics (b) Open loop phase noise.
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f

FTR (100%)

FO MT = |L(Δf)| + 20log (Δf0 ) (

10

P

cons
) − 10log ( 1mW
)

(5.35)

where where L(∆f ) is the phase noise at the offset frequency ∆f, f0 is the center frequency, FTR is
the frequency tuning range and Pcons denotes power consumption.
5.11

Monolayer Graphene Deposition on Copper and Silicon Dioxide Substrates Using
NanoCVD-8G Graphene Reactor
In this work, we present the graphene deposition technique on copper (Cu) and silicon

dioxide (SiO2) using nanoCVD-8G system; The structure was characterized by Raman
spectroscopy. Deposition of graphene on dielectric is essential for electronic application but
involves indirect transfer from the metal catalyst at the cost of mechanical strain, wrinkles, and
cracks in the transferred samples [278, 279]. Here, using the chemical vapor deposition method
we report a direct deposition of graphene on the dielectric substrate to ensure easy and defect-free
fabrication. As shown in Fig. 5.13, the nanoCVD-8G reactor is a resistive heating cold wall CVD
system which comprises of a stainless-steel vacuum chamber surrounded by a metallic casing. In
addition, the reactor has an embedded thermocouple that can achieve stable temperature up to
1100˚C. The heater assembly slides out of the chamber for substrate loading and is then pushed
back in the chamber. The hardware is controlled by a programmable logic controller electronics
coupled to a touchscreen interface and all operation of the system is carried out through the touch
screen. The system uses three types of gas precursors (Argon, H2, and CH4) that are delivered,
controlled, and measured by gas delivery, valve, and gauge system respectively as shown in Fig.
5.13. Throughout the process, the temperature of the chamber was maintained at 1000 C and the
flow rate of H2 and Argon at 20 sccm and 200 sccm. The overall process involves four steps as
shown in Fig. 5.14(a), 1. Elevation to growth temperature, 2. Annealing of the substrate,
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Figure 5.12. Proposed VCO layout.

Table 5.1. Performance comparisons of voltage-controlled oscillator.

Parameters

[178]

[277]

[91]

[181]

This work

Process (µm)

0.18

0.18

0.5

0.045

0.18

1

1.6

1

1

2

Phase Noise (dBc/Hz)
@ 1MHz
Supply Voltage (V)

-94

-120.44

-

-135.2

-124.8

1.8

1.1

5

1

1.5

Tuning Range (GHz)

0.36-1.12

1.58-1.6

0.74-0.99

0.25-1.6

1.62-3.93

Power Consumption
(mW)

0.27

6.09

-

2.05

3.66

Frequency (GHz)
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(a)

(b)
Figure 5.13. NanoCVD-8G Graphene reactor system, (a) CVD assembly, (b) chamber and heater
assembly. Reproduced with permission from the website of Moorefield.
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3. Nucleation of graphene, 4. System cooling. We used 0.025 mm Alfa Aesar copper foil
(99.999%) which was annealed before deposition for 10 mins at 10000 C to increase its grain size.
Then, the temperature was increased to 11000 C and CH4 was allowed to enter the chamber at a 20
sccm rate for nucleation. After 10 mins, the system was allowed to cool down to room temperature.
Initially, we followed the same procedure for deposition of graphene on copper substrate except
the sample was cleaned for 30 sec separately using isopropyl alcohol, acetone, and DI water
followed by baking at 2200 C for 10 min. The Raman result in Fig. 5.15 depicts graphene oxide
which is the product formed from the reaction of graphene with oxygen in the chamber. The
procedure was, however, modified as shown in the time profile in Fig. 5.16(a) for carbon-carbon
bond formation.Raman spectroscopy of graphene typically shows three major peaks, namely D,
G, and 2D peaks. D peak indicates atomic defects and crystal disorder whereas G and 2D spectral
lines denote crystal quality of the deposited sample and the number of deposited layers. In our
case, the laser excitation energy for the spectroscopy was 30 mW at 633 nm wavelength. Our
results in Fig. 5.14(b) and Fig. 5.16(b) show small D peaks at 1350 cm-1, G peaks at 1580 cm-1,
and large 2D peaks at 2700 cm-1. The stronger 2D peak in comparison to the G peak in both the
samples signifies monolayer graphene deposition.

5.12

Conclusion
Scaled down CMOS technology is expected to encounter several challenging issues in near

future, graphene has emerged as one of the promising alternative materials for post-CMOS
technology due to large carrier mobilities, high carrier velocity, high thermal conductivity, and
planar structure. This chapter highlights the properties of graphene, its synthesis, and application
in electronics specifically in the area of VLSI.

147

(a)

(b)
Figure 5.14. (a) Time profile, (b) Raman spectroscopy of graphene on copper substrate.
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Figure 5.15. Raman spectroscopy of graphene oxide on SiO2.
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40s
(a)

(b)
Figure 5.16. (a) Time profile, (b) Raman spectroscopy of graphene on SiO2.
150

CHAPTER 6
STUDY OF RADIATION EFFECTS, HOT CARRIER INJECTION,
NEGATIVE BARRIER TEMPERATURE INSTABILITY, AND SOFT
BREAKDOWN IN CMOS AND TFET PROCESS TECHNOLOGIES
6.1

Introduction
Short channel transistors, owing to their low noise margin and immunity, are more

susceptible to single event upset (SEU) such as radiation and ionization effects. This causes
energized particles to deposit charges in the transistor, which results in slight changes in its
composition. The charge participates in the process of diffusion and generates electron-hole pair.
The induced current increases and might alter the usual operation of the device. Studies have
shown that SEU introduces errors into both combinational, sequential, and analog circuits. So,
virtually every circuit in the field of VLSI design is prone to this effect. Ionizations of particles or
cosmic rays create oxide-traps and free carriers in silicon. The adverse effect is that there are
formations of dangling bonds in SiO2 – the bulk interface that affects the functionality of the
transistor. Single-event transient is also referred to as unwanted asynchronous signals, which can
have adverse effects on the performance of a circuit. It propagates through signal paths and causes
undesirable responses in the circuit. SEU can change the state of digital circuits from 0 to 1 and
vice versa, thereby, causing errors or indeterminate state.
Radiation effects introduce particles such as protons, heavy ions, neutrons etc. that can result in
primary and secondary interactions. The charged particle (proton, electron, ion) participates in
____________________________________
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primary interactions and induces ionization while the neutron, because of its chargeless nature,
bombards with heavy nuclei and generates secondary particles such as alpha, gamma, and beta
rays. This can further produce additional current in the transistor device by exciting the electrons
in the bulk silicon. Initially SEE was not considered in older technologies, but the scaling down of
the transistor channel has pushed for its consideration. Short channel effect, such as drain-induced
barrier lowering (DIBL), is one of the major problems of CMOS technology scaling. The Ioff
current increases as a result of high leakage current, which eventually reduces the Ion /Ioff current
ratio. In this case, it might be a little bit difficult to switch off the transistor and the device is no
more suitable for digital applications. The effects of a single event can produce additional leakage
current that deteriorate the performance of the transistor.
In this chapter, the combined effects of soft breakdown, hot carrier injection, and negative
bias temperature instability will be critically examined in the design of VCO for phase-locked loop
application. The degradation in performance of single ended current starved VCO (CSVCO) and
LC VCO under stress are also discussed extensively.

6.2

Proposed SEU-Hardened Phase-Locked Loop

6.2.1

Introduction
The proposed architecture, as shown in Fig. 6.1, is made of the usual blocks; voltage-

controlled oscillator, frequency divider, charge pump/loop filter, and phase frequency detector.
However, each component is designed to resist single event transient by employing radiationhardened logic gates, flip-flops, and triple modular redundancy (TMR). Unlike conventional tristate PFD, the phase frequency detector (PFD) we employed in this work is designed with two D
flip flops, but without a NAND gate. The reset path is also modified in order to reduce delay. Each
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Figure 6.1. Proposed single event tolerant PLL [281].
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D flip flop comprises of radiation-hardened inverter and NAND gate, which are proposed in [280].
It is demonstrated experimentally that the inverter alleviates total ionizing dose (TID), has the least
variation in switching point, high energy efficiency, and occupies a small silicon area [282].
Similarly, the two-input NAND gate is a standard cell radiation-tolerant device, which consists of
4 inputs and 2 output. Since the CP/LF is an analog circuit, we duplicate the block so as to create
alternative paths for the output from the loop filter. By employing redundancy in the circuit design,
one of the outputs is preserved even when the other is affected by radiation. The basic
configuration of the charge pump consists of biasing circuit, which supplies (draws) constant
current to (from) the output when the UP (DOWN) signal is high. In this case, the two outputs of
phase-frequency detector are translated to charge pump current. The voltage-controlled oscillator
is designed to be SEU tolerant by employing two different sets of three-stage current starved VCO.
Each oscillator has a modified version of the delay stage shown in Fig. 6.2(a). The inverter is also
radiation-hardened with a total of four inputs and two outputs. In addition, it has two other inputs
(VctrlA and VctrlB ) which controls the NMOS transistors in the inverter configuration. The ring
oscillator has a similar cascaded structure like the conventional CSVCO, but only two inputs of
the delay stage are controlled and driven by an inverter within the same ring, while the other inputs
are controlled by an inverter from another ring [283]. For instance, if one of the inputs of the ring
oscillator is affected by a single event transient, its output is minimally delayed because the
alternate inverter of the ring inverter can still drive the output. As shown in Fig. 6.2(b), the outputs
from both ring oscillators are driven by other delay stages until the drive strength is sufficient for
a single inverter to generate the final output. The transistors are properly sized for the desired
center frequency of 3.9 GHz and tuning range of 3.5 GHz to 4 GHz.
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(a)

(b)
Figure 6.2. (a) Radiation hardened delay, (b) Current starved VCO.
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6.2.2

Phase Noise and Jitter Measurements
A typical PLL is characterized by its phase noise, jitter, tuning range, and power

consumption. The voltage-controlled oscillator, being the heart of phase-locked loop, contributes
largely to the total phase noise in PLL [181]. The purity of spectral is also determined by VCO.
The sources of noise from the oscillator can be categorized into 3 major parts: thermal noise, flicker
noise, and power supply noise. In this work, we have only considered device noise (flicker and
thermal noise) because they contribute majorly to phase noise performance [284]. Both are random
and act as baselines or minimum phase noise obtainable in VCO. We present phase noise in terms
of the deviation of the output of VCO from the reference input. It is expressed as:
8kTV

L{Δf} ≈ 3ηP V DD

char

f0 2
Δf2

(6.1)

where η, Vchar , Δf are constant, device voltage characteristics, and offset frequency, respectively.
f0 is the center frequency, P is the power consumption.
Jitter is also a critical issue in analog design because a clock with timing errors or an
oscillator with high jitter in its waveform can drastically limit the speed of the digital interface,
alters the dynamic range of ADC, and increases BER. It is a measure of deviation, in the time
domain, of the oscillator’s output from its ideal clock. Since the creation of redundancy in
radiation-hardened VCO design employs more transistor, each transistor device contributes to
circuit delay and increases the jitter. Depending on the operating frequency of the oscillator and
its delay, the rise and fall time of VCO fluctuates, which has adverse effects on the accumulated
jitter. The equation for jitter is presented in (6.2).
σΔT = κ√ΔT
and the proportionality constant, κ, is
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(6.2)

8

kT×VDD

√3η. √P×V

(6.3)

Char

From Fig. 6.3, the phase noise -109.5 dBc/Hz measured at 10 MHz offset frequency and 125 dBc/Hz measured at 100 MHz offset, which is the corner frequency. It can be inferred that at
low frequency, the phase noise is dominated with 1⁄f noise and the thermal noise is predominant
at high frequency. Similarly, for the jitter, the minimum value is 90 ps at an operating frequency
of 3.5 GHz. The jitter increases linearly until it reaches maximum value at 3.7 GHz. The center
frequency of the radiation-hardened VCO is 3.9 GHz, and it produces a jitter of 128 ps. By using
(6.4), we obtained the tuning range of the proposed PLL as 12.8%, which is lower when compared
with the non-radiation hardened structure [4, 178].
FTR =
6.3

fmax −fmin

(6.4)

fcenter

Single Event Transient in 6T SRAM Cell
Using both n- and p-type DG MoS2 TFET, the 6T SRAM is constructed as presented in

ref. [285], where the cross-coupled inverters consist of M1 and M3 as pull-up transistors and M2
and M4 as pull-down transistors. In addition, two n-type TFET are employed as access transistor
(ATs). From Fig. 6.4a, the control signal is the word line (WL) which is applied to the gate of ATs
while BL and BLB are the SRAM cell input lines. Subsequently, SEU is introduced by injecting a
transient current into the drain of one of the pull-down transistors M2 . The injected current pulse
is defined by the most widely used double exponential model [286], and the total charge deposited
by the injected current is given in (6.5).
−t

−t

α

β

I(t) = I0 [exp (τ ) − exp (τ )]
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(6.5)

(a)

(b)
Figure 6.3. (a) Phase noise, (b) Jitter performance.
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T

QCrit = ∫0 Crit iinj (t)dt

(6.6)

where I0 is the magnitude of the pulse current, τα and τβ are time constants, QCrit is the minimum
amount of charge that can flip the data in SRAM cell, and TCrit is the critical time. The values of
I0 is chosen as 5 mA and the time constants are rise time = 20 ps and fall time = 40 ps, respectively.
Because of the heavy-ion strike, the charge is collected [287] which results in drain voltage of M2
discharged into negative voltage and the logic level of Q changes from 1 to 0. This causes M3 and
M4 to turn on and off, respectively, resulting in a change in the logic of QB from 0 to 1 as shown
in Fig. 6.4(c). Although there are various techniques of radiation hardening-by-design (RHBD),
the RC feedback loop is employed to reduce the soft error sensitivity in the circuit as implemented
in ref. [285]. The critical or threshold charge is increased because of RC feedback loop which
reduces the voltage transients and recovers outputs Q and QB as presented in Fig. 6.4(d).
6.4

Modeling the Effects of SBD, HCI, and NBTI in CMOS Voltage Controlled
Oscillator
With the miniaturization of the transistor and continuous scaling of feature size, the

combined effects of soft breakdown (SBD), hot carrier injection (HCI) and negative bias
temperature instability (NBTI) have become more pronounced. When the gate oxide layer is scaled
down below 3nm, the interface generation and oxide trap are unavoidable, which eventually
degrades the CMOS transistor's performance. SBD causes the oxide layer to break down and
creates conducting paths between the substrate and gate terminal. The gate current thereby flows
through the oxide and consequently alters the threshold voltage, transconductance, and over-drive
voltage of MOS device. Similarly, the high electric field in the channel owing to shrinkage in
transistor size can cause the charge carriers to accelerate faster and gain sufficient energy. The
thermal energy contributes to interface traps, which are formed by breaking the bond between
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silicon and hydrogen atoms. The hydrogen atoms are diffused away from the interface under the
influence of generated hot electrons, a phenomenon known as hot carrier injection [288]. Another
reliability issue in analog and digital CMOS circuits is NBTI. Although NBTI occurs in both
nMOS and pMOS transistors, the effect in n-type MOSFET is considered very small and it is
ignored in this work [289]. Negative bias temperature instability contributes to the aging of the
pMOS transistor by inducing a negative shift in its threshold voltage. The hole mobility is
drastically reduced, which further degrades the transconductance, current drive, and switching
speed of the transistor. Negative bias temperature instability contributes to the aging of the pMOS
transistor by inducing a negative shift in its threshold voltage. The hole mobility is drastically
reduced, which further degrades the transconductance, current drive, and switching speed of the
transistor. Chih-Hsiang et al have studied the impact of HCE on LC voltage-controlled oscillator
and SBD has been shown to increase the frequency of ring oscillator by 12% [290, 291]. There is
no earlier work that has considered the influence of SDB, HCI, and NBTI on PLL frequency
synthesizer. In this work, we have critically examined the combined effects of soft breakdown, hot
carrier injection, and negative bias temperature instability in the design of VCO for phase-locked
loop application. The degradations in performance of single-ended current starved VCO (CSVCO)
and LC VCO under stress are also discussed extensively. The current starved voltage-controlled
oscillator in Fig. 6.5 is designed in TSMC 0.18 µm CMOS process technology and consists of
three delay stages, biasing transistors, and the transistors that are used to introduce stress effects.
The oscillator has two modes of operation: normal and stress modes. At the normal mode, all the
gates of nMOSFET transistors that are used for stress are set to Vmode = 0V in order to turn off
the transistors.
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(a)

(b)
Figure 6.4. 6T STRAM, (a) Schematic with SEU, (b) Timing diagram without SEU, (c) Node
voltages due to SEU, (d) Output recovery.
(fig. contd.)
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(c)

(d)
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Current, which flows through the inverter, charges and discharges the capacitance of each
delay stage and produces oscillation at the output of VCO. The frequency of oscillation is given
as [291]:
1

µWC

ox
fosc = ηNτ ≈ 8ηNLq

ΔV

max

ΔV =

VDD⁄
2 − Vth

(6.7)

(6.8)

where τ is the propagation delay, η is a constant, µ is the mobility of the electron, W⁄L, q max , ΔV
are the aspect ratio of the transistor, the total charge and overdrive voltage, respectively, and N is
the number of delay stages. When Vmode = 1.8 V is applied to the gates of n-type transistors at
stress mode, the transistors are turned on and connect each inverter output to VSBD/HCE Stress . Thus,
the stress voltage introduces hot carrier injection into the delay stage of VCO. Similarly, for NBTI
mode, the drains of PMOS transistors are connected to VDD ; the oscillator is stressed at this mode
and there is no oscillation. Under the hot carrier injection, the mobility of electron decreases,
threshold voltage increases, and (6.8) can be re-written as,

ΔV =

VDD⁄
2 − (Vth + ΔVth )

(6.9)

The experimental model for threshold voltage degradation has been presented by Zhang
and Srivastava [291]. It is shown in their work that the shift in threshold voltage can be expressed
as follows.
ΔVth = At m

(6.10)

where A is a constant of degradation, which is dependent on V Stress. In (6.10), m is the slope of
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Figure 6.5. Current starved voltage-controlled oscillator with SBD, HCI, and NBTI effects.
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log plot of threshold voltage against stress time. We have used VDD = V Stress = 1.8 V in this work.
Similarly, the phase noise of a CMOS CSVCO is given in (6.11). T and k are temperature
and proportionality constant, respectively, Δf is the detuning frequency, P is power dissipation and
the MOS voltage characteristics, Vchar = ΔV⁄γ.
8kTV

L{Δf} ≈ 3ηP V DD

char

f0 2
Δf2

(6.11)

The current starved voltage-controlled oscillator is subjected to SBD, HCI, and NBTI
effects, and by applying the analytical equations, the degradation in performance of VCO is
investigated. After about 6 hours of stress in CSVCO, the threshold voltages of nMOS and pMOS
are 0.497 V and -0.48 V, respectively. This implies that the threshold voltage shift is 165 mV for
nMOS and -130 mV in pMOS. We start by considering (6.7), which describes the relationship
between the frequency of oscillation and overdrive voltage. The frequency decreases with overdrive voltage after stress. As shown in Fig. 6.6(a), the maximum operating frequency is observed
to be 1180 MHz before stress and reduces to 1100 MHz after 6 hours of stress. The VCO gain
(K v ) also decreases from 22.4 MHz/V to 14.9 MHz/V, which is about 33.5%. Since most of the
characteristics of PLL depend on K v , the stress will also have adverse effects on its phase noise
performance. The phase noise of the open-loop VCO is already modeled in (6.11) and it increases
with a decrease in ΔV. In Fig. 6.6(b), phase noise are -107.6 dBc/Hz and -114.3 dBc/Hz at 1 MHz
and 10 MHz offset frequencies, respectively. These values degrade to -103.5 dBc/Hz at 1 MHz
and -110.2 dBc/Hz at 10 MHz after stress effects. We can infer that by subjecting CSVCO to 6
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(a)

(b)
Figure 6.6. Current starved voltage-controlled oscillator (a) Transfer curve, (b) Phase noise.
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hours of soft breakdown, hot carrier injection, and negative bias temperature instability, its phase
noise increases by 3.81% at 1 MHz and 3.59% at 10 MHz offset frequency.

6.5

Conclusion
This work examines radiation effects on the building blocks phase-locked loop and

proposes a structure that is resistant to single event upsets. The phase-frequency detector is
designed with radiation-hardened, D flip flop, NAND gate, and inverter. Two different CP/LPF
circuits are used in order to create an alternative path for the control voltage which serves as input
to voltage controlled oscillator. The effect of single effect upset in TFET-based 6T SRAM and the
influence of soft breakdown, hot carrier injections, and negative bias temperature instability in
phase-locked loop design are also studied.
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CHAPTER 7
CONCLUSION
A phase-locked loop (PLL) is a mixed-signal feedback system that consists of both analog
and digital blocks including the loop filter. One major challenge in designing a loop filter for a
PLL is the physical dimensions of the passive elements used in the circuit that occupy large silicon
area. We briefly present the classes of memristor and their modes of operation. Starting from the
simplest HP linear ion drift model, other models such as non-linear, window functions etc. are also
presented. SPICE model is considered the most appropriate for real memristor because of its
scalability and is readily available in all versions of SPICE. Memristor is considered as an
alternative resistive component wherein the resistance in the loop filter is replaced with a nanoscale
size memristive device to reduce power consumption and save area. In addition, we explore a
double-gate FinFET that has better electrostatic control of channel than planar CMOS as
technology scales down. Hence, it is more resistant to short channel effects. More so, FinFET has
less leakage current and an ideal subthreshold slope.
We have implemented compact models of TFET in Verilog-A and Cadence/Spectre
simulator. TFET is advantageous in low power application because of its low subthreshold swing,
which is 10 mV/decade in our case. The I-V characteristics of both n and p-type TFETs are also
presented. We have characterized our designed inverter from a number of considerations (power,
delay, DC input/output, PDP) as it is considered the most integral part of the VLSI circuit. We
have also implemented the inverter to design VLSI circuit components particularly a half adder,
full adder, a ring oscillator, and operational amplifier. After doing a performance analysis of these
components, we have shown that the half adder follows exactly the truth table, and the ring
oscillator can operate at a higher frequency with low power consumption. Moreover, the VCO
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shows an improved phase noise of -122 dBc/Hz at 1 MHz detuning frequency. Furthermore, A
graphene-based inductor LC voltage-controlled oscillator is proposed in this work. High quality
graphene is designed, analyzed, and integrated into LC VCO design in 0.18µm n-well CMOS
process. We obtained a tuning range of 1.62 to 3.93 GHz for a carrier frequency of 2 GHz and
phase noise of -124.8 dBc/Hz at 1 MHz offset frequency. In addition, the VCO consumes 3.66
mW with a supply voltage of 1.5 V. Our LC voltage-controlled oscillator design shows a wide
tuning range and improvements in phase noise performance owing to the excellent quality factor
of the proposed graphene inductor.
Further study and systematic exploration of graphene deposition is possible coupled with
its characterization to ensure high-quality deposition. Although we have already started the
experimental work as shown in Chapter 5, there are more works be done in this area.
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APPENDIX A
MOSIS MOS MODEL PARAMETERS FOR STANDARD N-WELL CMOS
TECHNOLOGY

The following MOS Model parameters used in simulation have been obtained from the
website: www.mosis.org. Both 0.5 μm and 0.18 μm N-well CMOS process parameters are used in
SPICE and Cadence/Spectre simulations.
RUN: T66H
TECHNOLOGY: SCN05

VENDOR: AMIS
FEATURE SIZE: 0.5 microns

.MODEL CMOSN NMOS (
+VERSION = 3.1
TNOM = 27
+XJ = 1.5E-7
NCH = 1.7E17
+K1 = 0.8738536
K2 = -0.0897544
+K3B = -8.2202383
W0 = 1.07093E-8
+DVT0W = 0
DVT1W = 0
+DVT0 = 2.7227001
DVT1 = 0.4670998
+U0 = 461.6553119
UA = 1E-13
+UC = 6.856484E-12
VSAT = 1.754942E5
+AGS = 0.1342215
B0 = 2.432492E-6
+KETA = -4.895559E-3
A1 = 1.408389E-6
+RDSW = 1.416242E3
PRWG = 0.0258829
+WR = 1
WINT = 2.303158E-7
+XL = 1E-7
XW = 0
+DWB = 2.445322E-8
VOFF = -0.0249483
+CIT = 0
CDSC = 2.4E-4
+CDSCB = 0
ETA0 = 1.964245E-3
+DSUB = 0.0658933
PCLM = 2.6210459
+PDIBLC2 = 2.645412E-3 PDIBLCB = -1.346078E-4
+PSCBE1 = 6.61584E8
PSCBE2 = 2.949145E-4
+DELTA = 0.01
RSH = 81.5
+PRT = 0
UTE = -1.5
+KT1L = 0
KT2 = 0.022
+UB1 = -7.61E-18
UC1 = -5.6E-11
+WL = 0
WLN = 1
+WWN = 1
WWL = 0
+LLN = 1
LW = 0
+LWL = 0
CAPMOD = 2
+CGDO = 2.09E-10
CGSO = 2.09E-10
+CJ = 4.284376E-4
PB = 0.9184348
+CJSW = 3.091424E-10
PBSW = 0.8
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LEVEL = 8
TOX = 1.42E-8
VTH0 = 0.6560917
K3 = 21.9401867
NLX = 1E-9
DVT2W = 0
DVT2 = -0.1723153
UB = 1.885415E-18
A0 = 0.6562813
B1 = 5E-6
A2 = 0.3288324
PRWB = 9.26143E-3
LINT = 7.539811E-8
DWG = -9.083581E-9
NFACTOR = 0.8038617
CDSCD = 0
ETAB = -2.023215E-4
PDIBLC1 = 0.7368181
DROUT = 0.9458376
PVAG = 0
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL = 0
LWN = 1
XPART = 0.5
CGBO = 1E-9
MJ = 0.4389925
MJSW = 0.2075303

+CJSWG = 1.64E-10
+CF = 0
+PK2 = -0.0258839

PBSWG = 0.8
PVTH0 = 0.0584953
WKETA = -0.0190782

MJSWG = 0.2075303
PRDSW = 105.8848326
LKETA = 3.015064E-3

.MODEL CMOSP PMOS (
+VERSION = 3.1
+XJ
= 1.5E-7
+K1
= 0.5317022
+K3B = -0.6416794
+DVT0W = 0
+DVT0 = 1.9392328
+U0
= 228.5251718
+UC
= -5.4908E-11
+AGS = 0.1525682
+KETA = -1.92493E-3
+RDSW = 3E3
+WR
=1
+XL = 1E-7
+DWB = 1.921818E-8
+CIT = 0
+CDSCB = 0
+DSUB = 1
+PDIBLC2 = 3.093135E-3
+PSCBE1 = 5.292003E9
+DELTA = 0.01
+PRT = 0
+KT1L = 0
+UB1 = -7.61E-18
+WL
=0
+WWN = 1
+LLN = 1
+LWL = 0
+CGDO = 2.74E-10
+CJ
= 7.259994E-4
+CJSW = 2.585738E-10
+CJSWG = 6.4E-11
+CF = 0
+PK2 = 3.73981E-3

TNOM = 27
NCH = 1.7E17
K2
= 0.0124917
W0
= 1.284945E-8
DVT1W = 0
DVT1 = 0.4759313
UA = 3.371715E-9
VSAT = 1.511601E5
B0
= 1.020429E-6
A1
= 3.694952E-4
PRWG = -0.0411377
WINT = 2.951834E-7
XW = 0
VOFF = -0.0776546
CDSC = 2.4E-4
ETA0 = 0.5617555
PCLM = 2.0722197
PDIBLCB = -0.0547993
PSCBE2 = 5E-10
RSH = 110.7
UTE = -1.5
KT2 = 0.022
UC1 = -5.6E-11
WLN = 1
WWL = 0
LW = 0
CAPMOD = 2
CGSO = 2.74E-10
PB
= 0.9644989
PBSW = 0.99
PBSWG = 0.99
PVTH0 = 5.98016E-3
WKETA = 5.433522E-3

LEVEL = 8
TOX = 1.42E-8
VTH0 = -0.9528605
K3
= 6.3482082
NLX = 2.886738E-8
DVT2W = 0
DVT2 = -0.1149682
UB
= 1.163631E-21
A0
= 0.885904
B1
= 5E-6
A2
= 0.3198543
PRWB = -0.02081
LINT = 1.038473E-7
DWG = -2.531739E-8
NFACTOR = 0.8439721
CDSCD = 0
ETAB = -0.0589814
PDIBLC1 = 0.0237211
DROUT = 0.1579219
PVAG = 8.717958E-3
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL
=0
LWN = 1
XPART = 0.5
CGBO = 1E-9
MJ
= 0.4989143
MJSW = 0.3873857
MJSWG = 0.3873857
PRDSW = 14.8598424
LKETA = -2.371979E-3
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)

)

RUN: T92Y
TECHNOLOGY: SCN018

VENDOR: TSMC
FEATURE SIZE: 018 microns

.MODEL CMOSN NMOS (
+VERSION = 3.1
TNOM = 27
+XJ
= 1E-7
NCH = 2.3549E17
+K1
= 0.4678673
K2
= 2.094882E-3
+K3B = 2.8635543
W0
= 1E-7
+DVT0W = 0
DVT1W = 0
+DVT0 = 0.4891847
DVT1 = 0.5915719
+U0
= 305.4959128
UA = -1.245181E-9
+UC
= 4.296097E-11
VSAT = 1.326081E5
+AGS = 0.3280687
B0
= -1.620759E-8
+KETA = -1.129018E-3 A1
= 1.358712E-4
+RDSW = 200
PRWG = 0.3631279
+WR
=1
WINT = 0
+XL
=0
XW = -4E-8
+DWB = 2.088413E-9 VOFF = -0.0992525
+CIT = 0
CDSC = 2.4E-4
+CDSCB = 0
ETA0 = 6.307375E-3
+DSUB = 0.0453069
PCLM = 1.585851
+PDIBLC2 = 2.413581E-3 PDIBLCB = -0.0251233
+PSCBE1 = 8E10
PSCBE2 = 5.882417E-10
+DELTA = 0.01
RSH = 3.9
+PRT = 0
UTE = -1.5
+KT1L = 0
KT2 = 0.022
+UB1 = -7.61E-18
UC1 = -5.6E-11
+WL
=0
WLN = 1
+WWN = 1
WWL = 0
+LLN = 1
LW = 0
+LWL = 0
CAPMOD = 2
+CGDO = 4.16E-10
CGSO = 4.16E-10
+CJ
= 1.740557E-3
PB
= 0.99
+CJSW = 4.180326E-10 PBSW = 0.8994981
+CJSWG = 3.29E-10
PBSWG = 0.8994981
+CF = 0
PVTH0 = -8.458495E-3
+PK2 = 4.057598E-3
WKETA = 5.254243E-5

LEVEL = 8
TOX = 5.7E-9
VTH0 = 0.3790539
K3
= 1E-3
NLX = 1.952698E-7
DVT2W = 0
DVT2 = -0.5
UB
= 2.524523E-18
A0
= 1.6595933
B1
= -1E-7
A2
= 0.5058927
PRWB = -0.0636973
LINT = 0
DWG = -2.075568E-8
NFACTOR = 1.3986948
CDSCD = 0
ETAB = 2.812558E-4
PDIBLC1 = 0.9927926
DROUT = 0.9993683
PVAG = 1.009375E-7
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL
=0
LWN = 1
XPART = 0.5
CGBO = 7E-10
MJ
= 0.4621235
MJSW = 0.2677227
MJSWG = 0.2677227
PRDSW = -10
LKETA = -8.084685E-3

.MODEL CMOSP PMOS (
+VERSION = 3.1
+XJ
= 1E-7
+K1
= 0.615586
+K3B = 10.126439
+DVT0W = 0
+DVT0 = 2.6099192
+U0
= 100

LEVEL = 8
TOX = 5.7E-9
VTH0 = -0.5224091
K3
=0
NLX = 7.427938E-9
DVT2W = 0
DVT2 = -0.1505238
UB
= 1E-21

TNOM = 27
NCH = 4.1589E17
K2
= 1.740055E-3
W0
= 1E-6
DVT1W = 0
DVT1 = 0.7749922
UA = 9.628749E-10
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)

+UC
= -1E-10
+AGS = 0.1473504
+KETA = 8.213399E-3
+RDSW = 1.048851E3
+WR
=1
+XL = 0
+DWB = 6.772034E-11
+CIT = 0
+CDSCB = 0
+DSUB = 1.0277572
+PDIBLC2 = -1E-5
+PSCBE1 = 6.942941E10
+DELTA = 0.01
+PRT = 0
+KT1L = 0
+UB1 = -7.61E-18
+WL
=0
+WWN = 1
+LLN = 1
+LWL = 0
+CGDO = 4.99E-10
+CJ
= 1.840957E-3
+CJSW = 3.603168E-10
+CJSWG = 2.5E-10
+CF = 0
+PK2 = 3.138577E-3

VSAT = 1.832587E5
B0
= 4.332305E-7
A1
= 0.0251405
PRWG = 0.206411
WINT = 0
XW = -4E-8
VOFF = -0.118657
CDSC = 2.4E-4
ETA0 = 0.2473215
PCLM = 1.2659136
PDIBLCB = -1E-3
PSCBE2 = 5E-10
RSH = 3
UTE = -1.5
KT2 = 0.022
UC1 = -5.6E-11
WLN = 1
WWL = 0
LW = 0
CAPMOD = 2
CGSO = 4.99E-10
PB
= 0.9809513
PBSW = 0.99
PBSWG = 0.99
PVTH0 = 5.46428E-3
WKETA = 0.0321052
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A0
= 1.0636713
B1
= 2.456784E-6
A2
= 0.3
PRWB = -0.1916693
LINT = 2.731764E-8
DWG = -4.035405E-8
NFACTOR = 1.0750885
CDSCD = 0
ETAB = -0.0574668
PDIBLC1 = 7.65712E-3
DROUT = 0.1043079
PVAG = 2.330338E-3
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL
=0
LWN = 1
XPART = 0.5
CGBO = 7E-10
MJ
= 0.4692719
MJSW = 0.3266334
MJSWG = 0.3266334
PRDSW = 1.8819543
LKETA = -6.626532E-3

)

APPENDIX B
HP MEMRISTOR SPICE MODEL
Shell
***********************************************
* HP Memristor SPICE Model
* For Transient Analysis only
* created by Zdenek and Dalibor Biolek
***********************************************
* Ron, Roff - Resistance in ON / OFF States
*
* Rinit - Resistance at T=0
*
* D - Width of the thin film
*
* uv - Migration coefficient
*
* p - Parameter of the WINDOW-function for
* modeling nonlinear boundary conditions
*
* x - W/D Ratio, W is the actual width
* of the doped area (from 0 to D)
*
***********************************************
.SUBCKT memristor plus minus PARAMS:
+ Ron=100 Roff=16K Rinit=11K D=10N uv=10F p=1
***********************************************
* DIFFERENTIAL EQUATION MODELING *
***********************************************
Gx 0 x value={I(Emem)*uv*Ron/D**2*f(V(x),p)}
Cx x 0 1 IC={(Roff-Rinit)/(Roff-Ron)}
Raux x 0 1000000
***********************************************
* RESISTIVE PORT OF THE MEMRISTOR *
***********************************************
Emem plus aux value={-I(Emem)*V(x)*(Roff-Ron)}
Roff aux minus {Roff}
***********************************************
* FLUX COMPUTATION *
***********************************************
Eflux flux 0 value={SDT(V(plus,minus))}
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***********************************************
* CHARGE COMPUTATION *
***********************************************
Echarge charge 0 value={SDT(I(Emem))}
***********************************************
* WINDOW FUNCTIONS
* FOR NONLINEAR DRIFT MODELING *
***********************************************
* window function, according to Joglekar
.func f(x,p)={1-(2*x-1)**(2*p)}
.ENDS memristor
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APPENDIX C
VERILOG-A CODE FOR MoS2 TFET

// VerilogA for Cadence_Project, nTFET, veriloga

`include "constants.vams"
`include "disciplines.vams"
// Physical Constants
`define eps0 8.854e-14
// free space permittivity (F/cm)
`define q 1.6e-19
// electron charge (Coulomb)
`define kBT 0.025
// (eV)
`define NinMoS2 2000.7306
// intrinsic concentration of MoS2 (1/cm^2)
`define hre 1.056e-34
// Reduced plank's constant(m)
`define Efsi 1.1
// bandgap of silicon (eV)
`define Efg 0.66
// bandgap of germanium (eV)
`define EfMoS2 1.8
// bandgap of MoS2(eV)
`define mge 0.56
// effective electron mass of Ge
`define Kais 4
// electron affinity of source (Ge) (eV)
`define Kaic 4.27
// electron affinity of channel (MoS2) (eV)
`define m0 9.1e-31
// mass of free electron
`define Es 0.05847
// Difference between source valence and fermi level
`define Ed -0.06294
// Difference between drain valence and fermi level
`define PhiinS -0.3885
// Built in voltage in source
`define PhiinD 0.6129
// Built in voltage in drain
`define Vox 5.4972e-9
// Oxide voltage
`define Vfb -1.55
// flat band voltage
`define Lscr 4.0251e-8
// Screening length
`define a -5.5774e12
//
`define b -7.7226e12
//
`define B 4.9922
//
`define Tc 0.0295
// Transmission coefficient
`define D_2d 1.4546e37
// Density of states
//`define ME 0.0183
// Mode
module nTFET(d,s,g);
inout d;
electrical d;
inout s;
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electrical s;
input g;
electrical g;
//Instance parameters
parameter real Lg=20e-7;
// gate length (cm)
parameter real eps_Ge=16.2;
// Dielectric constant of Germanium
parameter real eps_Si=11.7;
// Dielectric constant of Silicon
parameter real Ns=1e20;
// doping density in source (1/cm^3)
parameter real Nd=1e20;
// doping density in drain (1/cm^3)
parameter real Nimp=1.17e13;
// doping density in channel (1/cm^2)
parameter real Lch=4.6350e-7;
// position of max potential in channel
//Variables
real Vgs,Vds,Vs;
real Cgs,Cgd,Cds;
real IDScat,IDS;
real Twkb,Tt,Tc;
real Phisp,Phig,PhiC,PhiinS,PhiinD;
real Evch,Ecch,Evs,Ecs,Efs,Efch,Efd,Ed;
real B,a,b,ME,kBT;
analog begin

Vgs=V(g)-V(s);
Vds=V(d)-V(s);
Vs=V(s);
//gs=0;
//Vgs=Vgs+0.01;
//Lch=0;
//Lch=Lch+2.25e-8;
//Ls=0;
//Ld=0;
//Defining source energy level

PhiinS=-0.3885;
Evs=-PhiinS-`Efg/2;
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Ecs=Evs+`Efg;
Efs=-(`Es+`Efg/2+PhiinS);
//Defining channel potential & energy level

Phisp=-(Vgs-`Vfb-`Vox);
Phig=Vgs-(5.2-`Kaic-`EfMoS2/2);

// channel surface potential

//dsb=-`Lscr+sqrt((`Lscr*`Lscr)+((`PhiinS-Phisp+Vs)*2*eps_Ge*`eps0)/(`q*Ns));
variation distance in source

///potential

//dsd=-`Lscr+sqrt((`Lscr*`Lscr)+((`PhiinD-Phisp+Vds)*2*eps_Si*`eps0)/(`q*Nd)); ///potential
variation distance in drain

B=4.992;
PhiC=(B*exp(-Lch/`Lscr))+Phig;
//channel potential
Evch=-PhiC+`Kais-`Kaic-`EfMoS2/2;
//channel valence band energy
Ecch=Evch+`EfMoS2;
//channel conduction band energy
Efch=((Ecch+Evch)/2)+(`kBT/2)*ln(Nimp/`NinMoS2); //channel fermi level energy

PhiinD=0.6129;
Ed=-0.06294;
Efd=Vds-Ed-`Efsi-PhiinD;

//Tunneling probablity

Twkb=exp(-(4*`Lscr*0.01*pow((2*`mge*`m0),0.5)*pow((`Efg*`q),1.5))/(3*`hre*`q*(`Efg(Ecch-Evs)))); //for on current

//Transmission coefficient
Tc=0.0295;
Tt=(Twkb*`Tc)/(Twkb+Tc-(Twkb*`Tc)); //for on current
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//Defining drain current

ME=0.0183*Vds;
kBT=0.026;
IDS=((2*pow(`q,2))/`hre)*ME*Twkb*(ln(((1+exp((Efs-Ecch)/`kBT))*(1+exp((EfchEvs)/`kBT))*(1+exp(-Efd/`kBT)))/((1+exp((Efs-Evs)/`kBT))*(1+exp((Efch-Ecch)/`kBT)))));
////drain current
IDScat=((2*pow(`q,2))/`hre)*ME*Tt*(ln(((1+exp((Efs-Ecch)/`kBT))*(1+exp((EfchEvs)/`kBT))*(1+exp(-Efd/`kBT)))/((1+exp((Efs-Evs)/`kBT))*(1+exp((Efch-Ecch)/`kBT)))));
////drain current with scattering

// Current
I(d,s)<+IDS*1;
//Cap
//I(g,s)<+ddt(Cgs*V(g,s));
//I(s,g)<+ ddt(Cgs*V(g,s));
//I(g,d)<+ ddt(Cgd*V(g,d));
end //analog
endmodule
// VerilogA for Cadence_Project, pTFET, veriloga

`include "constants.vams"
`include "disciplines.vams"
// Physical Constants
`define eps0 8.854e-14
// free space permittivity (F/cm)
`define q 1.6e-19
// electron charge (Coulomb)
`define kBT 0.025
// (eV)
`define NinMoS2 2000.7306
// intrinsic concentration of MoS2 (1/cm^2)
`define hre 1.056e-34
// Reduced plank's constant(m)
`define Efsi 1.1
// bandgap of silicon (eV)
`define Efg 0.66
// bandgap of germanium (eV)
`define EfMoS2 1.8
// bandgap of MoS2(eV)
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`define mge 0.56
`define msi 1.06
`define Kais 4
`define Kaic 4.27
`define m0 9.1e-31
`define Es 0.05847
`define Ed -0.06294
`define PhiinS -0.3885
`define PhiinD 0.6129
`define Vox 5.4972e-9
`define Vfb -1.55
`define Lscr 4.0251e-8
`define a -5.5774e12
`define b -7.7226e12
`define B 4.9922
`define Tc 0.0295
`define D_2d 1.4546e37
//`define ME 0.0183

// effective electron mass of Ge
// electron affinity of source (Ge) (eV)
// electron affinity of channel (MoS2) (eV)
// mass of free electron
// Difference between source valence and fermi level
// Difference between drain valence and fermi level
// Built in voltage in source
// Built in voltage in drain
// Oxide voltage
// flat band voltage
// Screening length
//
//
//
// Transmission coefficient
// Density of states
// Mode

module pTFET(d,s,g);
inout d;
electrical d;
inout s;
electrical s;
input g;
electrical g;
//Instance parameters
parameter real Lg=20e-7;
// gate length (cm)
parameter real eps_Ge=16.2;
// Dielectric constant of Germanium
parameter real eps_Si=11.7;
// Dielectric constant of Silicon
parameter real Ns=1e20;
// doping density in source (1/cm^3)
parameter real Nd=1e20;
// doping density in drain (1/cm^3)
parameter real Nimp=1.17e13;
// doping density in channel (1/cm^2)
parameter real Lch=4.6350e-7;
// position of max potential in channel
//Variables
real Vgs,Vds,Vs;
real Cgs,Cgd,Cds;
real IDScat,IDS;
real Twkb,Tt,Tc;
real Phisp,Phig,PhiC,PhiinS,PhiinD;
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real Evch,Ecch,Evs,Ecs,Efs,Efch,Efd,Ed,Ecd;
real B,a,b,ME,kBT;
analog begin

Vgs=V(g)-V(s);
Vds=V(d)-V(s);
Vs=V(s);
//gs=0;
//Vgs=Vgs+0.01;
//Lch=0;
//Lch=Lch+2.25e-8;
//Ls=0;
//Ld=0;
//Defining source energy level

PhiinS=-0.3885;

Evs=-PhiinS-`Efg/2;
Ecs=Evs+`Efg;
Efs=-(`Es+`Efg/2+PhiinS);
//Defining channel potential & energy level

Phisp=-(Vgs-`Vfb-`Vox);
// channel surface potential
Phig=-(Vgs-(5.2-`Kaic-`EfMoS2/2));
//dsb=-`Lscr+sqrt((`Lscr*`Lscr)+((`PhiinS-Phisp+Vs)*2*eps_Ge*`eps0)/(`q*Ns));
variation distance in source

///potential

//dsd=-`Lscr+sqrt((`Lscr*`Lscr)+((`PhiinD-Phisp+Vds)*2*eps_Si*`eps0)/(`q*Nd)); ///potential
variation distance in drain

B=4.992;
PhiC=(B*exp(-Lch/`Lscr))+Phig;

//channel potential
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Evch=-PhiC+`Kais-`Kaic-`EfMoS2/2;
//channel valence band energy
Ecch=Evch+`EfMoS2;
//channel conduction band energy
Efch=((Ecch+Evch)/2)+(`kBT/2)*ln(Nimp/`NinMoS2);
//channel fermi level energy

PhiinD=0.6129;
Ed=-0.06294;
Efd=Vds-Ed-`Efsi-PhiinD;
Ecd=-PhiinD-`Efsi/2.5;

//Tunneling probablity

Twkb=exp((4*`Lscr*0.01*pow((2*`msi*`m0),0.5)*pow((`Efsi*`q),1.5))/(3*`hre*`q*(0.03*`Efsi-(EvchEcd)))); //for on current

//Transmission coefficient

Tc=0.0295;
Tt=(Twkb*`Tc)/(Twkb+Tc-(Twkb*`Tc));

//for on current

//Defining drain current

ME=13*0.0183*(Vds);
kBT=0.026;
IDS=((2*pow(`q,2))/`hre)*ME*Twkb*(ln(((1+exp((Efd-Evch)/`kBT))*(1+exp((EfchEcd)/`kBT))*(1+exp(-Efd/`kBT)))/((1+exp((Efd-Ecd)/`kBT))*(1+exp((Efch-Evch)/`kBT)))));
////drain current
IDScat=((2*pow(`q,2))/`hre)*ME*Tt*(ln(((1+exp((Efd-Evch)/`kBT))*(1+exp((EfchEcd)/`kBT)))/((1+exp((Efd-Ecd)/`kBT))*(1+exp((Efch-Evch)/`kBT))))); ////drain current with
scattering

// Current
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I(d,s)<+IDS*1;
//Cap
//I(g,s)<+ddt(Cgs*V(g,s));
//I(s,g)<+ ddt(Cgs*V(g,s));
//I(g,d)<+ ddt(Cgd*V(g,d));
end //analog
endmodule
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APPENDIX D
VERILOG-A CODE FOR GNR TFET
// Verilog-A for GNRTFET, nTFET, veriloga

`include "constants.vams"
`include "disciplines.vams"
// Physical Constants
`define pi 3.1416
`define hb 1.05e-34 // modified plank constant
`define q 1.602e-19 // Charge
`define epo 8.86e-14 // Permittivity of free space
`define mu 223.6 // Mobility
`define vf 1e8 // Fermi velocity
`define Eg 0.15 // Energy band gap
`define F 3.85e6 // Electric field at the tunnel junction
`define KT 0.0259
module nTFET(d, s, g);
inout d;
electrical d;
inout s;
electrical s;
input g;
electrical g;
//Instance Parameters
parameter real Tox = 1e-9; // oxide layer thickness in meter
parameter real T = 300; // temperature in K
parameter real L = 20e-9; // length of GNR in meter
parameter real er = 3.9; // permitivity of top oxide layer
// Variables
real Vgs,Vds,Vth; // External voltages
real Cgs,Cgd,Cds; // Capacitance
real Ids;
real Twkb; // Tunneling probability
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real e1; // Argument before arg2
real e2; // Argument with log
analog begin
Vgs=V(g)-V(s);
Vds=V(d)-V(s);
Vth=0.1;
Vgs=Vgs+0.01;
Cgs=5e-18;
Cgd=5e-18;
//Cds=5e-10;
if ((Vgs-Vth) >= 0) begin
Twkb=exp(-`pi*((`Eg*`q)*(`Eg*`q))/(4*`q*`hb*`vf*`F));
e1=(`mu*`epo*er*Vgs)/Tox;
e2=(-ln(1+exp((Vgs-Vth-Vds)/`KT))+ln(1+exp((Vgs-Vth)/`KT))+ln(1+exp(-Vds/`KT))-ln(2));
Ids=e1*`KT*Twkb*e2;
end
// Current
I(d,s)<+ Ids*1;
//Cap
I(g,s) <+ ddt(Cgs*V(g,s));
//I(s,g) <+ ddt(Cgs*V(g,s));
I(g,d) <+ ddt(Cgd*V(g,d));
end //analog
endmodule

// Verilog-A for GNRTFET, pTFET, veriloga
`include "constants.vams"
`include "disciplines.vams"
// Physical Constants
`define pi 3.1416
`define hb 1.05e-34 // modified plank constant
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`define q 1.602e-19 // Charge
`define epo 8.86e-14 // Permittivity of free space
`define mu 223.6 // Mobility
`define vf 1e8 // Fermi velocity
`define Eg 0.28 // Energy band gap
`define F 3.85e6 // Electric field at the tunnel junction
`define KT 0.0259
module pTFET(d, s, g);
inout d;
electrical d;
inout s;
electrical s;
input g;
electrical g;
//Instance Parameters
parameter real Tox = 1e-9; // oxide layer thickness in meter
parameter real T = 300; // temperature in K
parameter real L = 20e-9; // length of GNR in meter
parameter real er = 3.9; // permitivity of top oxide layer
// Variables
real Vgs,Vds,Vth; // External voltages
real Cgs,Cgd,Cds; // Capacitance
real Ids;
real Twkb; // Tunneling probability
real e1; // Argument before arg2
real e2; // Argument with log
analog begin
Vgs=V(g)-V(s);
Vds=V(d)-V(s);
Vth=-0.1;
Vgs=Vgs-0.01;
Cgs=5e-18;
Cgd=5e-18;
//Cds=5e-10;
if ((Vgs-Vth) <= 0) begin
Twkb=exp(-`pi*((`Eg*`q)*(`Eg*`q))/(4*`q*`hb*`vf*`F));
e1=(`mu*`epo*er*Vgs)/Tox;
e2=(-ln(1+exp((Vgs-Vth-Vds)/`KT))+ln(1+exp((Vgs-Vth)/`KT))+ln(1+exp(-Vds/`KT))-ln(2));
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Ids=e1*`KT*Twkb*e2;
end
// Current
I(d,s)<+ Ids*1;
//Cap
I(g,s) <+ ddt(Cgs*V(g,s));
//I(s,g) <+ ddt(Cgs*V(g,s));
I(g,d) <+ ddt(Cgd*V(g,d));
end //analog
endmodule
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